Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$138к$176кмедиана$206к
50 в выборке
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
83
Хорошая вакансия
развернуть
Company hidden предлагает четко очерченную senior-роль с большой ответственностью в разработке передовых чипов и автоматизации, но без указанной зарплаты сложно оценить общее предложение.
Кликните для подробной информации
Зарплата не указанаЧеткие обязанностиАктуальные инструментыСильный работодатель
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Testchip Design Engineer (Advanced Process Technology): Leading end-to-end testchip design and execution for advanced process nodes with an accent on design rule validation, test structure design, layout execution, and Tape-In delivery. Focus on automating DRC and validation workflows with scripting and AI, coordinating cross-site teams, and mentoring engineers through DRC-clean sign-off.
Location: Penang, Malaysia; hybrid work model with time split between the assigned hirify.global site and off-site work.
Company
hirify.global develops advanced semiconductor technologies and process platforms.
What you will do
Lead end-to-end testchip execution across multiple component blocks, owning schedules, quality, and delivery through Tape-In.
Interpret advanced process design rules and runsets, define test structures, and collaborate with yield and process teams on iterative design validation.
Execute full-flow layouts across cell heights and layers, including environment setup, test structure design, and DRC-clean sign-off.
Drive Testrow Integration, including generation, fill, design checks, signal plot verification, content check-in, and health checks.
Define automation and AI approaches for DRC runs, layout automation, test structure validation, and reporting.
Coordinate design, yield, process, and integration teams across sites while mentoring junior and mid-level engineers.
Requirements
Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
8+ years of hands-on experience in layout design, test structure development, and flow methodology.
Advanced design rule and runset knowledge, with experience driving corecells and DUTs to DRC-clean sign-off.
Understanding of the complete testchip design flow from specification and layout through integration and Tape-In delivery.
Proven scripting skills in Python, Tcl, Perl, or an equivalent language, plus experience with automation and AI tools or agents.
5+ years of experience leading teams, tracking project progress, reporting to cross-site stakeholders, and presenting complex technical content.
Nice to have
Master's degree in Electrical Engineering, Computer Engineering, or a related field.
Culture & Benefits
Hybrid work model combining on-site work at the assigned hirify.global site with off-site work.
Cross-site collaboration with design, yield, process, and integration teams.
Full-time employment in Shift 1 aligned with Malaysia operations.
Ethical hiring practices with no recruitment, medical examination, or other hiring fees.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →