Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$136к$161кмедиана$201к
50 в выборке
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
77
Хорошая вакансия
развернуть
Обязанности описаны достаточно чётко, а задачи соответствуют опытной инженерной роли, но зарплата не указана, поэтому сравнить предложение с годовым ориентиром платформы в $161 496 не получится.
Кликните для подробной информации
Зарплата не указанаАктуальные технологииПонятные задачиРазвитие и обучение
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Staff CPLD Engineer (FPGA): Designing, validating, and maintaining CPLD/FPGA architecture and power-sequencing control logic for next-generation server platforms with an accent on hardware control, board-level integration, and system validation. Focus on developing and verifying new features, debugging complex hardware issues, supporting board bring-up and manufacturing, and providing technical leadership.
Location: Taipei City, Taiwan
Company
hirify.global, a Sanmina Company, designs, builds, and delivers technology infrastructure and server solutions for enterprise customers.
What you will do
Design, develop, validate, debug, and maintain CPLD/FPGA architectures and features for server platforms.
Develop production power-on sequence and hardware control logic using CPLD/FPGA.
Prepare development specifications, test plans, validation procedures, and design documentation.
Perform simulation, timing analysis, root cause analysis, issue tracking, board bring-up, and system validation.
Collaborate with Electrical Engineering, BMC, BIOS, manufacturing, and other cross-functional teams on product integration and delivery.
Drive reliability, performance, and scalability improvements while mentoring junior engineers.
Requirements
Bachelor’s or master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
Typically 8+ years of CPLD/FPGA design experience with a bachelor’s degree, or 6+ years with a master’s degree.
Proficiency in HDL programming languages such as Verilog or VHDL.
Experience with server, storage, networking, or embedded system development.
Knowledge of power sequencing, hardware control logic, system monitoring, board-level design, simulation, timing analysis, debugging, and validation tools.
Strong analytical, communication, independent execution, and cross-functional collaboration skills.
Culture & Benefits
Full-time employment in a fast-paced engineering environment with cross-functional collaboration.
Competitive base salary and eligibility for a performance-based annual bonus.
401(k) retirement savings plan and tuition reimbursement for eligible education programs.
Medical, dental, vision, mental health, wellness, life, and disability benefits.
Paid time off, company-paid holidays, parental leave, and family care support.
Structured training, on-the-job learning, matching gifts, and volunteer programs.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →