1 час назад
Pre-Silicon Verification Engineer (SystemVerilog/UVM)
122 440 - 172 860$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Pre-Silicon Verification Engineer (SystemVerilog/UVM): Developing verification environments and tests for PLL and FLL clock-generator IPs with an accent on functional validation, pre-silicon debugging, and mixed-signal verification. Focus on building UVM testbenches, root-causing complex issues, validating AMS behavior, and collaborating with RTL, analog, and architecture teams.
Location: Hybrid role based at an site in the United States, with primary location in Hillsboro, Oregon, and additional locations in Phoenix, Arizona; Folsom and Santa Clara, California; Beaver Brook, Massachusetts; and Austin, Texas.
Annual salary: $122,440–$172,860 USD
Company
's Central Engineering Group develops internal products and external ASIC design services while improving engineering execution and supporting scalable product development.
What you will do
- Develop SystemVerilog and UVM testbenches, verification environments, and tests for clock-generator IPs such as PLL and FLL.
- Perform functional verification against microarchitecture specifications and maintain verification infrastructure across multiple IP generations.
- Debug and root-cause pre-silicon issues within verification environments.
- Lead mixed-signal validation activities, including AMS simulations, schematic debugging, and cross-functional issue resolution.
- Document test plans and participate in technical reviews with architects, RTL developers, and analog design teams.
- Contribute to architectural and microarchitectural feature definition and refinement.
Requirements
- Bachelor's degree in Electrical or Computer Engineering or a related field with 4+ years of relevant experience; or a master's degree with 3+ years; or a PhD with 1+ years.
- At least 2 years of experience with design verification and validation methodologies, UVM, SystemVerilog, and industry-standard EDA tools.
- At least 2 years of experience with scripting languages such as Python and Perl.
- Strong problem-solving, debugging, documentation, and cross-functional collaboration skills.
- Ability to work in the hybrid US-based model at an assigned site.
Nice to have
- Expertise in SystemVerilog UVM coding and debugging.
- Familiarity with PLL/FLL, SoC clocking, and related RTL development.
Culture & Benefits
- Collaborative work with architecture, RTL, analog design, and other engineering teams.
- Health, retirement, and vacation benefits.
- Competitive pay and stock bonuses.
- Hybrid work model combining on-site and off-site work.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 дня назад
ASIC Design Verification Engineer (SystemVerilog/UVM)
129 400 - 207 000$
1 день назад
Senior Design Verification Engineer (Emulation)
153 500 - 310 500$
2 дня назад
Design Verification Engineer (AI Networking)
120 000 - 192 000$
2 дня назад
Design Verification Engineer (ASIC)
143 800 - 230 000$
1 день назад
ASIC Verification Engineer
120 000 - 243 000$
1 день назад
Principal ASIC Verification Engineer (Quantum Computing)
180 000 - 220 000$