8 дней назад
E-Core Senior CPU Physical Design Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
E-Core Senior CPU Physical Design Engineer (CPU physical design): Implementing Intel Atom CPU core blocks from synthesis through post-layout verification and tapeout with an accent on timing closure, power optimization, and physical verification. Focus on developing synthesis and APR constraints, analyzing high-frequency multi-voltage designs, and solving floorplanning, routing, noise, crosstalk, IR, and electromigration challenges.
Location: Penang, Malaysia; hybrid work model with time split between the assigned site and off-site work.
Company
develops processors and technology for PCs, mobile devices, servers, and Internet-of-Things products.
What you will do
- Implement CPU core blocks from logic synthesis through post-layout verification and tapeout.
- Develop custom constraints for synthesis and auto-place-and-route tools.
- Perform floorplanning, routing studies, block and subsystem timing analysis, and timing closure.
- Apply low-power techniques and optimize subsystem power.
- Drive physical verification closure, including DRC/LVS, IR, and electromigration checks.
- Collaborate with microarchitecture, RTL, and custom circuit teams while guiding and mentoring junior engineers.
Requirements
- Bachelor’s or master’s degree in Electrical Engineering or Computer Engineering.
- At least 7 years of experience in CPU physical design and timing verification.
- Experience with synthesis and APR flows for multivoltage, high-frequency designs, including custom polygon editing.
- Experience with Tcl scripting, noise, crosstalk, OCV analysis, floorplanning, and physical design timing closure.
- Experience with formal equivalence, DRC/LVS, IR, and electromigration checks.
- Strong analytical, problem-solving, communication, collaboration, and independent working skills.
Nice to have
- 9 or more years of experience with the required skill set.
- Experience with Fusion Compiler, DCT, DCE, ICC2, RedHawk, ICV, Conformal, Calibre, PrimeTime, or StarRCXT.
- Cadence tools experience.
Culture & Benefits
- Hybrid work model with on-site and off-site work.
- Collaboration within a high-performing team working under aggressive schedules.
- Shift 1 schedule in Malaysia.
- Full-time employment.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
11 дней назад
Design Engineer (FPGA)
11 дней назад
MTS - Product Development Engineer (FPGA)
12 дней назад
Package Design Electrical Engineer (Signal Integrity)
13 дней назад
Senior FPGA Silicon Validation Engineer
13 дней назад
Senior Design Engineer/Principal Design Engineer (IC Package Design)
11 дней назад