7 дней назад
RTL IC Design Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
RTL IC Design Engineer (Verilog/SystemVerilog): Developing and optimizing RTL designs for PCIe switch and enterprise storage products supporting next-generation AI/ML data-center ecosystems with an accent on micro-architecture, low-power design, clock-domain crossings, pipelining, and third-party IP integration. Focus on timing closure, robust RTL debugging, cross-functional silicon validation, and solving complex high-performance design challenges.
Location: Colorado Springs, Colorado, USA; must work in person with no remote work allowed
Company
develops semiconductor solutions, including PCIe switch and enterprise storage products for data-center and AI/ML ecosystems.
What you will do
- Analyze, specify, author, and review high-level digital IC architectures.
- Develop and document micro-architectures.
- Implement high-quality, high-performance Verilog/SystemVerilog RTL from design specifications.
- Address clock-domain crossings, multiple power domains, low-power design, complex algorithms, deep computations, pipelining, multithreaded designs, and third-party IP integration.
- Optimize RTL to achieve timing closure and debug designs with robust solutions.
- Collaborate with verification, software/firmware, emulation, and validation engineering teams, including laboratory support during silicon validation.
Requirements
- Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Science, Computer Engineering, or an equivalent engineering discipline.
- 5+ years of relevant industry experience.
- Strong knowledge of RTL design using Verilog/SystemVerilog.
- Experience with RTL optimization, timing closure, debugging, and design implementation.
- Ability to work in person in Colorado Springs, USA; remote work is not allowed.
Nice to have
- PCIe, CXL, or AMBA protocol knowledge.
- Experience with RAID storage or PCIe switch designs.
Culture & Benefits
- Discretionary annual bonus.
- Competitive new-hire equity grant and potential annual equity awards.
- Medical, dental, and vision plans.
- 401(k) participation with company matching and an Employee Stock Purchase Program.
- Paid holidays, sick leave, vacation, family leave, and other applicable leaves of absence.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
9 дней назад
ASIC Design Manager
148 900 - 276 500$
9 дней назад
Senior ASIC Design Engineer
156 400 - 253 000$
9 дней назад
Mixed Signal Design Verification Engineer (VHDL/Verilog)
122 440 - 200 340$
9 дней назад
Group Director, Design Engineering - Front End (Semiconductor)
9 дней назад
Senior Staff Integration Design Engineer (FPGA)
220 800$
10 дней назад