1 день назад
IC Design Engineer (Digital)
143 800 - 230 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
IC Design Engineer (Digital/AI/ML): Developing and implementing high-performance Verilog/SystemVerilog RTL for PCIe switch and enterprise storage products with an accent on micro-architecture, low-power design, clock-domain crossings, pipelining, and timing closure. Focus on optimizing and debugging complex RTL, integrating third-party IP, collaborating with verification and validation teams, and supporting silicon in the lab.
Location: Colorado Springs, Colorado, USA; must work in person with no remote work allowed.
Salary: USD 143,800–230,000 annual base salary, plus discretionary annual bonus and equity awards.
Company
develops PCIe switch and enterprise storage products supporting data center and AI/ML ecosystems.
What you will do
- Analyze, specify, author, and review high-level architecture requirements.
- Develop and document micro-architectures.
- Implement high-quality, high-performance Verilog/SystemVerilog RTL from design specifications.
- Address clock-domain crossings, multiple power domains, low-power design, complex algorithms, pipelining, multithreaded designs, and third-party IP integration.
- Optimize and debug RTL to achieve timing closure and robust performance.
- Collaborate with verification, software/firmware, emulation, and validation engineering teams, and support silicon validation in the lab.
Requirements
- Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Science, Computer Engineering, or an equivalent engineering discipline.
- 12+ years of relevant industry experience.
- In-depth knowledge of RTL design and implementation using Verilog/SystemVerilog.
- Strong RTL debugging and timing-optimization skills.
- Ability to work cross-functionally and provide lab support during silicon validation.
- Must work in person in Colorado Springs; remote work is not allowed.
Nice to have
- PCIe protocol experience.
- CXL or AMBA protocol experience.
- RAID storage design experience.
- PCIe switch design experience.
Culture & Benefits
- Medical, dental, and vision plans.
- 401(k) participation with company matching.
- Employee Stock Purchase Program and Employee Assistance Program.
- Paid holidays, sick leave, vacation time, and applicable family leave.
- Discretionary annual bonus, competitive new-hire equity grant, and annual equity awards.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
5 дней назад
Sr. ASIC Design Engineer (Networking)
153 500 - 310 500$
1 день назад
ASIC Design Engineer (Networking Chips)
120 000 - 243 000$
1 день назад
Micro-Architect and RTL Designer (AI)
200 000 - 350 000$
8 дней назад
Senior Engineer II - Design (ASIC)
75 000 - 205 000$
3 дня назад
ASIC Design Engineer 2 (SystemVerilog)
105 500 - 213 500$
1 день назад
IP Design Verification Engineer (SystemVerilog/UVM)
105 650 - 200 340$