5 дней назад
Silicon Micro-Architect / Design Engineer (AI)
160 000 - 275 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Silicon Micro-Architect / Design Engineer (AI) (SystemVerilog, SoC RTL): Building vertically integrated silicon and systems for training and running large machine-learning workloads with an accent on SoC integration, high-performance compute, memory management, and high-speed connectivity. Focus on automating top-level RTL generation, validating clock/reset and timing constraints, integrating physical-design requirements, and supporting chip sign-off.
Location: Mountain View, United States; onsite role
Salary: $160,000–$275,000 for early-career, $175,000–$400,000 for mid-career, or $250,000–$600,000 for senior-career candidates, plus equity
Company
develops vertically integrated hardware and software, from silicon to systems, for training and running large machine-learning workloads for AGI.
What you will do
- Develop scalable methodologies for integrating SoC subsystems into full-chip RTL designs.
- Partner with subsystem owners to lead SoC top-level RTL integration.
- Automate SoC RTL integration, build flows, and configurable RTL generation for design verification.
- Collaborate with physical design teams on RTL modules, feedthroughs, highways, floorplan connectivity, and interposer netlists.
- Define clock, reset, timing-constraint, memory-wrapper, and DFT-wrapper methodologies.
- Support package and board teams by defining SoC pin requirements.
Requirements
- Proficiency in SystemVerilog and scripting with Python or Perl.
- Experience integrating CPUs, GPUs, accelerators, memory, logical functions, and high-speed interconnects such as UCIE.
- Knowledge of logical-equivalency verification for SoC subsystem interfaces.
- Hands-on experience with synthesis, linting, clock- and reset-domain-crossing checks, and timing-constraint validation.
- Ability to comply with U.S. export-control laws without obtaining a license from U.S. export-control authorities.
Nice to have
- Experience with emulation platforms and verification methodologies.
- Hands-on experience using AI-driven tools for SoC integration automation.
Culture & Benefits
- Four weeks of accrued PTO, 12 company holidays, and up to three weeks of remote work.
- Company-subsidized medical, dental, vision, life, HSA, FSA, and disability insurance options.
- Roth IRA and 401(k) plans with up to 5% company contributions.
- $1,500 annual professional-development budget and up to $1,000 for home-office setup.
- Onsite team meals, paid daily commute, cellular and internet reimbursements, and additional monthly perks.
- Paid parental leave, pregnancy disability leave, flexible return-to-work hours, and mental-health benefits.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
8 дней назад
Design Verification Lead (AI)
160 000 - 190 000$
8 дней назад
Qubit Control Physical Design Engineer (AI)
141 910 - 269 100$
8 дней назад
Physical Design Implementation and Signoff Methodology Lead & Architect (AI/ML)
231 500 - 341 075$
5 дней назад
Sr. ASIC Design Engineer (Networking)
153 500 - 310 500$
5 дней назад
Hardware/Silicon Internship (Silicon Engineering)
Tenstorrent
8 дней назад