7 дней назад
ASIC Verification Engineer (Networking Silicon)
120 000 - 243 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
ASIC Verification Engineer (SystemVerilog/UVM): Building verification environments for high-speed networking ASICs and SoCs with an accent on block-level and subsystem verification, functional coverage, assertions, and waveform debugging. Focus on developing UVM components, solving complex verification and randomization challenges, and driving coverage closure for networking silicon deliverables.
Location: Hybrid in Sunnyvale, California, with an expectation of working from an HPE office two days per week
Salary: USD 120,000–243,000 annual base salary in California; variable incentives may also be offered.
Company
develops edge-to-cloud technologies and advanced networking routers, switches, and silicon solutions.
What you will do
- Own block-level or subsystem verification from test planning through comprehensive coverage closure.
- Develop, enhance, and maintain UVM environments, including agents, sequences, scoreboards, virtual sequences, and register models.
- Run constraint-driven random testing and debug complex ASIC and SoC designs.
- Analyze simulations and waveforms using Cadence Xcelium, Synopsys VCS, and Mentor Questa.
- Collaborate with cross-functional teams to resolve issues and deliver high-quality networking silicon.
Requirements
- At least 5 years of ASIC or SoC verification experience, including ownership from test planning to coverage closure.
- Strong SystemVerilog and UVM expertise, including building verification environments from scratch.
- Deep knowledge of randomization, constraints, functional coverage, and SVA assertions.
- Hands-on experience with test planning, coverage analysis, and complex SoC debug.
- Proficiency with industry-standard simulation tools and waveform debugging.
- Ability to work in the Sunnyvale, California hybrid office arrangement two days per week.
Nice to have
- Experience verifying networking ASICs, packet-processing blocks, forwarding engines, or fabric interfaces.
- Familiarity with high-speed interconnects, buffers, scheduling pipelines, emulation, or hardware acceleration.
- Experience with coverage analytics, regression dashboards, Jenkins, UPF, formal verification, or post-silicon bring-up.
Culture & Benefits
- Health, financial, and emotional wellbeing benefits for employees and their families.
- Personal and professional development programs supporting career growth and specialization.
- Inclusive culture focused on varied backgrounds, innovation, teamwork, empowerment, and customer success.
- Flexible support for managing work and personal needs within the hybrid work arrangement.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
10 дней назад
IC Verification Engineer
143 800 - 230 000$
10 дней назад
IC Verification Engineer (SystemVerilog)
121 900 - 195 000$
7 дней назад
Senior CPU Design Verification Engineer
122 440 - 232 190$
9 дней назад
Design Verification Lead (AI)
160 000 - 190 000$
8 дней назад
SoC Verification Engineer
141 910 - 200 340$
10 дней назад
Emulation Engineer (ASIC Verification)
68 800 - 110 000$