Назад
Company hidden
8 дней назад

Emulation Engineer (ASIC Verification)

68 800 - 110 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
junior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Emulation Engineer (ASIC Verification): Developing and verifying networking switch ASIC designs through pre-silicon emulation, with an accent on chip architecture, synthesizable Verilog/SystemVerilog models, and test development. Focus on debugging hardware and software issues, building automation infrastructure, and improving verification coverage across Zebu and Palladium platforms.

Location: San Jose, California, United States

Annual base salary: USD 68,800–110,000, plus discretionary bonus and equity opportunities.

Company

hirify.global develops networking ASICs, communications semiconductors, software, and systems, including high-performance switching solutions such as the Tomahawk and Trident series.

What you will do

  • Study chip architecture and micro-architecture and support pre-silicon test planning.
  • Verify networking switch designs using emulation platforms.
  • Develop subsystem- and chip-level tests with Tcl, ITcl, Python, C, and C++.
  • Build and synthesize Verilog/SystemVerilog models for Zebu and Palladium platforms.
  • Debug block, subsystem, and chip/system-level hardware and software issues and perform root cause analysis.
  • Develop reusable automation scripts, emulation methodologies, libraries, and verification components.

Requirements

  • Bachelor’s degree and 0–2 years of experience in ASIC pre-silicon verification, emulation, or simulation.
  • Foundational knowledge or academic, internship, or project experience with Verilog/SystemVerilog, C/C++, Tcl, Python, and automation scripting.
  • Developing debugging skills and a basic understanding of DPI transactors, assertions, and coverage-driven verification.
  • Strong collaboration and communication skills for working with architecture, micro-architecture, design, design verification, and software teams.
  • Position location: San Jose, California, United States.

Nice to have

  • Exposure to Zebu or Palladium emulation platforms.
  • Experience with IXIA or Spirent traffic generators.
  • Knowledge of high-speed protocols such as PCIe or Ethernet.

Culture & Benefits

  • Collaborative, fast-paced environment focused on innovation and technical problem-solving.
  • Medical, dental, and vision plans.
  • 401(k) participation with company matching and an Employee Stock Purchase Program.
  • Company-paid holidays, paid sick leave, vacation time, and applicable family leave.
  • Employee Assistance Program, discretionary annual bonus, and equity awards.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →