8 дней назад
Senior Staff Engineer (Multi-die 3DIC)
127 630 - 191 200$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Staff Engineer (Multi-die 3DIC): Developing next-generation multi-die 3DIC CAD flows and methodologies for ASIC design organizations with an accent on 2.5D/3D/3.5D die stacking, advanced packaging, and multi-die analysis. Focus on automating physical design workflows with TCL and Python, integrating EDA tools, and solving inter-die extraction, signal integrity, power integrity, timing, and thermal analysis challenges.
Location: Santa Clara, CA, United States
Expected base pay: $127,630–$191,200 per annum, plus eligibility for bonus and equity plans.
Company
develops semiconductor solutions for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Develop and maintain CAD flows and methodologies for multi-die and power design across business units.
- Deploy, support, and run regressions for CAD flows.
- Collaborate with infrastructure teams to integrate flows into the broader CAD framework.
- Engage weekly with external partners and internal customers on product requirements and EDA tool development.
- Track industry trends, participate in industry events, and contribute to ongoing methodology innovation.
Requirements
- BS or MS in Electrical Engineering or Computer Science.
- 7+ years of hands-on experience in physical design and flow development in an ASIC RTL-to-GDS environment.
- Strong proficiency in TCL and Python scripting for CAD flow development.
- Experience with 2.5D/3D/3.5D die stacking, floor planning, SOIC hybrid bonding, inter-die extraction, and multi-die IR, STA, and thermal analysis.
- Experience with advanced packaging technologies including CoWoS, EMIB, PIVR, and COUPE, plus interposer routing and SI/PI analysis.
- Experience with 3DIC Compiler, Integrity 3DIC, Fusion Compiler, or Innovus; strong communication skills and comfort working in an agile environment.
Culture & Benefits
- Full-time employment within Central Engineering.
- Employee stock purchase plan with a two-year look back.
- Bonus and equity plans, including new-hire equity grants and annual equity refreshers.
- Family support programs and mental and physical health resources.
- Recognition and service awards.
- Access to export-controlled technology may require an export license review under U.S. regulations.
Hiring process
- Interviews evaluate individual experience, thought process, and communication skills.
- AI tools, transcription apps, real-time answer generators, and automated note-taking bots are not permitted during interviews.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
13 дней назад
Senior SoC Physical Layout & Full-Chip Integration Engineer (Semiconductor)
122 440 - 232 190$
7 дней назад
Physical Design Implementation and Signoff Methodology Lead & Architect (AI/ML)
231 500 - 341 075$
8 дней назад
Engineer II - Digital ASIC Design
70 304 - 143 000$
8 дней назад
Intel Foundry Advanced Device Development Engineering Manager (Semiconductor)
224 970 - 317 600$
8 дней назад
Engineer II - Digital ASIC Design
12 дней назад
Senior Principal Engineer AI/ML
171 000 - 325 000$