Назад
Company hidden
5 дней назад

Digital IC Design Intern, MS - Summer 2027

35 - 70$
Формат работы
onsite
Тип работы
fulltime
Грейд
trainee
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Digital IC Design Intern, MS - Summer 2027 (RTL/ASIC): Developing and verifying high-performance RTL blocks for connectivity devices and next-generation cloud, AI, storage, and networking chips with an accent on digital implementation, timing, and power analysis. Focus on synthesis, static timing signoff, debugging functional issues, and collaborating across architecture, verification, and physical design.

Location: Santa Clara, CA, United States

Expected base pay: $35–$70 per hour

Company

hirify.global develops semiconductor solutions for enterprise, cloud and AI, storage, networking, and carrier data infrastructure.

What you will do

  • Design and verify detailed, high-performance RTL blocks for high-speed connectivity devices and next-generation chips.
  • Apply digital design specifications to real chip design and implementation projects.
  • Conduct synthesis, static timing analysis, timing signoff, and power analysis.
  • Debug design issues and ensure functional correctness.
  • Investigate new design techniques, flows, and methodologies to improve design quality, efficiency, and productivity.
  • Collaborate with architecture, design verification, physical design, and other cross-functional teams.

Requirements

  • Currently enrolled in a Master's degree in Electrical Engineering, Computer Engineering, or a related field, with expected graduation between Fall 2027 and Summer 2028.
  • Coursework in circuit design, circuit theory, digital logic design, static timing analysis, computer architecture, Verilog, VLSI, DSP, SoC/ASIC design, or electronics.
  • Proficiency in Python, Perl, or Tcl.
  • Experience with Synopsys PrimeTime, Cadence Virtuoso and Spectre X, and Mentor tools.
  • Hands-on RTL design experience and understanding of its integration into the ASIC design flow.
  • Eligibility to access export-controlled technology may be required under U.S. export control laws; an export license review may apply.

Culture & Benefits

  • Medical, dental, and vision coverage for interns.
  • Paid holidays, perks, and discounts.
  • Mental health resources supporting emotional well-being.
  • Additional compensation may be available for PhD intern candidates.

Hiring process

  • Interviews assess individual experience, problem-solving, and communication skills in real time.
  • AI tools, transcription applications, automated answer generators, and automated note-taking bots are not permitted during interviews.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →