Назад
Company hidden
9 дней назад

Staff Engineer, Analog Design

88 000 - 154 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Staff Engineer, Analog Design (mixed-signal ICs): Designing and developing high-performance analog and mixed-signal IP blocks with an accent on transistor-level CMOS design, PVT analysis, and parasitic-aware performance closure. Focus on circuit simulation, silicon validation, debugging, and cross-functional integration across layout, verification, and SoC teams.

Location: Richardson, United States

Salary: $88,000–$154,000 per year

Company

hirify.global is a semiconductor foundry providing design, development, and fabrication services for technology companies.

What you will do

  • Design and develop analog and mixed-signal IP blocks, including amplifiers, comparators, data converters, references, regulators, and monitoring circuits.
  • Perform transistor-level schematic design, simulation, and verification using CMOS technologies and industry-standard EDA tools.
  • Analyze circuit performance across PVT corners, Monte Carlo mismatch, noise, and reliability conditions.
  • Collaborate with layout, verification, and SoC integration teams on parasitic-aware design and performance closure.
  • Support design reviews, verification planning, silicon bring-up, validation, and debugging.
  • Document specifications, simulations, validation results, and mentor junior design and layout engineers.

Requirements

  • Bachelor’s or master’s degree in electrical engineering or a related field.
  • 2–3 years of experience in analog or mixed-signal IC design.
  • Strong knowledge of device operation, biasing, gain, bandwidth, stability, compensation, noise, mismatch, and process variation.
  • Experience with transistor-level CMOS design and simulation, including PVT and variability analysis.
  • Familiarity with Cadence Virtuoso, Spectre, or comparable EDA tools.
  • Strong analytical, debugging, communication, documentation, and cross-functional collaboration skills.

Nice to have

  • Basic scripting with Python, MATLAB, or similar tools.
  • Analog block ownership from specification through simulation.
  • Silicon validation, lab debugging, layout, parasitic effects, low-power design, or tape-out experience.
  • Exposure to Bulk CMOS, FDSOI, or FinFET technologies.

Culture & Benefits

  • Work in cross-functional global teams spanning design, layout, verification, and SoC integration.
  • Participate in a safety-conscious environment supporting Environmental, Health, Safety & Security programs.
  • Employment is subject to applicable pre-employment conditions and laws.
  • Reasonable accommodation is available during the employment process upon request.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →