3 дня назад
Design Verification Architect / Director (SystemVerilog)
185 500 - 344 500$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Design Verification Architect / Director (SystemVerilog): Leading processor-core and peripheral verification for complex CPU designs with an accent on verification planning, reusable testbench development, and coverage closure. Focus on managing a 7–10-person team, implementing simulation and emulation environments, and coordinating verification scope across architecture, design, firmware, and DV teams.
Location: San Jose, California or Austin, Texas, United States
Annual salary: $185,500–$344,500, plus potential incentive compensation, equity, and benefits.
Company
develops technology and software for advanced electronic design and processor development.
What you will do
- Lead and run the Processor Verification team responsible for microprocessor cores and peripherals.
- Create verification plans and execute verification for highly complex CPU designs.
- Implement simulation and emulation testbenches, assembly and C diagnostics, assertion checkers, and coverage monitors.
- Collect coverage and drive coverage closure against verification goals.
- Work with DV, architecture, design, and firmware teams to define verification scope.
- Track and report the work of 7–10 engineers.
Requirements
- 17+ years of design verification experience.
- Bachelor’s degree or higher in electrical engineering or computer engineering.
- Proven experience leading or managing a team, with strong leadership and interpersonal skills.
- Expertise in computer architecture, processor verification, and design verification fundamentals.
- Thorough knowledge of SystemVerilog, UVM, and programming languages for building flexible, reusable testbenches.
- Experience with assembly programming, scripting languages such as Perl or Unix shell, automated flows, and gate-level simulation.
Nice to have
- Experience with in-order or out-of-order CPU cores and memory subsystems.
- Experience with formal verification.
Culture & Benefits
- Paid vacation and holidays.
- 401(k) plan with employer match.
- Employee stock purchase plan.
- Medical, dental, and vision plan options.
- Potential bonus, equity, and other incentive compensation.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
9 дней назад
Design Verification Manager (Semiconductor)
174 000 - 352 500$
9 дней назад
Design Verification Engineer (AI)
105 650 - 149 150$
4 дня назад
Design Verification Engineer (ASIC)
143 800 - 230 000$
4 дня назад
Senior Design Verification Engineer (Digital)
130 000 - 200 000$
9 дней назад
Verification Engineer (ASIC)
121 900 - 195 000$
4 дня назад
RTL Integration Engineer (SystemVerilog)
143 800 - 230 000$