10 дней назад
Senior PDK Support Engineer (Physical Verification)
173 660 - 330 340$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior PDK Support Engineer (Physical Verification) (PDK/EDA): Supporting physical verification for Intel leading-edge PDKs by running DRC, LVS, ERC, density, and related checks, resolving violations, and supporting customers with design-kit issues with an accent on runset debugging, root-cause analysis, and advanced-node process technology. Focus on interpreting design rules, implementing solutions, maintaining user documentation, and collaborating with customers and internal teams to close complex verification issues.
Location: Hybrid role based at an site in Santa Clara, California, Phoenix, Arizona, or Hillsboro, Oregon, with time split between on-site and off-site work.
Annual salary: $173,660–$330,340 USD.
Company
develops products supported by design technology platforms and customer-enablement solutions for leading-edge technologies.
What you will do
- Support physical verification for leading-edge process design kits, including DRC, LVS, ERC, density, and related checks.
- Run physical verification flows, identify violations, clarify root causes, and implement solutions.
- Interpret design rules and debug runsets and verification flows.
- Support customers directly and translate critical requirements into actionable technical solutions.
- Maintain training documents and user guides for PDK users.
- Collaborate with design technology platform stakeholders to resolve customer issues and enable customer success.
Requirements
- BS degree with 7+ years of relevant experience, MS degree with 5+ years, or PhD degree with 3+ years in electrical engineering, computer engineering, or a related STEM field.
- At least 3 years of physical verification experience for IP or SoC.
- Experience with physical verification tools and flows such as ICV, Calibre, or Pegasus.
- Experience solving physical verification issues, including design-rule interpretation, root-cause identification, and runset or flow debugging.
- Knowledge of or external foundry process technologies at advanced nodes.
- Direct customer communication experience and strong verbal and written communication skills.
Nice to have
- Experience analyzing issues, solving problems, and bringing them to closure.
Culture & Benefits
- Full-time employment with a hybrid work model.
- Competitive pay and stock bonuses.
- Health, retirement, and vacation benefits.
- Shift 1 schedule in the United States.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
10 дней назад
Principal Physical Design Engineer (ASIC/SoC)
180 000 - 260 000$
13 дней назад
Senior Reliability PDK and TFM Engineer
149 600 - 284 580$
13 дней назад
Staff Physical Design Engineer (AI Hardware)
170 000 - 240 000$
10 дней назад
Design Verification Manager (Semiconductor)
174 000 - 352 500$
10 дней назад
ASIC Implementation Engineer PD (AI)
121 900 - 195 000$
10 дней назад
Senior Director, Silicon Hardware Engineering - Boards, Packaging, & Reliability (Semiconductor)
231 500 - 335 000$