2 часа назад
Staff Mixed Signal Verification Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Staff Mixed Signal Verification Engineer (Power Management ICs): Developing and signing off mixed-signal verification environments and behavioral models for PMICs, battery chargers, switching regulators, and related analog IP with an accent on AMS/DMS simulation, SystemVerilog RNM, Verilog-AMS, and UVM. Focus on closing coverage, debugging analog-digital interactions and convergence issues, correlating models with specifications and bench measurements, and leading cross-functional verification through tapeout.
Location: Chandler, Arizona, United States; onsite role with no remote work available
Company
is an embedded semiconductor solutions provider developing technology for automotive, industrial, infrastructure, and IoT applications.
What you will do
- Lead chip-level verification of mixed-signal power management devices, including PMICs, battery chargers, switching regulators, and analog IP.
- Integrate analog behavioral models with digital RTL and UVM-based environments using AMS and DMS methodologies.
- Develop, maintain, and validate SystemVerilog RNM and Verilog-AMS models for AMS co-simulation and full-chip DMS verification.
- Create verification plans, track coverage closure and readiness, and support tapeout sign-off milestones.
- Debug failing tests, model inaccuracies, analog-digital interface issues, convergence problems, and simulation performance bottlenecks.
- Collaborate with designers, system architects, CAD teams, and customers; support design reviews, silicon validation, technical presentations, and verification documentation.
Requirements
- Bachelor’s or master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- 8–12+ years of experience in mixed-signal verification, AMS/DMS simulation, behavioral modeling, power management IC development, or related semiconductor design.
- Experience with switching regulators, battery chargers, PMICs, SystemVerilog, Verilog-AMS, UVM, Cadence Xcelium, Spectre, and mixed-signal verification sign-off methodologies.
- Strong debugging, communication, teamwork, and customer-facing skills.
- Must work onsite in Chandler, Arizona; remote work is not available.
Culture & Benefits
- Collaborative work across design, systems, verification, CAD, and customer teams.
- Opportunity to contribute to semiconductor technology used in automotive, industrial, infrastructure, and IoT applications.
- Competitive benefits package alongside salary.
- Culture grounded in transparency, agility, global collaboration, innovation, and entrepreneurship.
- Equal opportunity and affirmative action employment environment.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Senior Analog Mixed-Signal Verification Engineer (Verilog-AMS)
6 дней назад
Principal Engineer (ASIC)
174 070$
4 часа назад
Staff Digital Verification Engineer (ASIC/FPGA)
1 день назад
Senior Digital / Mixed-Signal IC Design or Verification Engineer (AI)
109 700 - 175 500$
7 дней назад
Principal Digital IP Verification Engineer (SystemVerilog)
6 дней назад
Principal Digital Verification Engineer (SystemVerilog)
147 100 - 234 900$