5 дней назад
Principal Digital Verification Engineer (SystemVerilog)
147 100 - 234 900$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Principal Digital Verification Engineer (SystemVerilog/UVM): Validating digital blocks, cores, and subsystems for Ciena’s Wavelogic optical fiber transmission products with an accent on simulation, formal verification, and functional coverage. Focus on designing comprehensive verification strategies, debugging sophisticated technical problems, and leading SerDes verification across partner teams.
Location: Pittsford/Rochester, New York, USA; onsite at the Rochester NY office
Annual salary: $147,100–$234,900
Company
develops high-speed connectivity infrastructure and optical networking solutions for the telecommunications industry.
What you will do
- Develop and implement verification strategies for functional blocks, cores, and subsystems in the Wavelogic product family.
- Validate complete digital subsystems using simulation, formal verification, and coverage methods.
- Create, review, and optimize simulation environments, test scenarios, functional coverage, and formal verification plans.
- Collaborate with systems engineers, architects, digital design engineers, and verification teams on architecture and design reviews.
- Estimate schedules, track delivery, and provide regular project status updates.
- As an ASIC Verification Prime, own digital SerDes verification, coordinate overall SerDes coverage, and mentor or lead focused groups when appropriate.
Requirements
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or another applicable scientific discipline.
- Expert-level experience with SystemVerilog, UVM, SVA, and simulators from major vendors.
- Ability to define comprehensive digital verification and coverage strategies.
- Ability to independently debug sophisticated technical problems and collaborate effectively.
- Excellent written and oral English communication skills required.
Nice to have
- Experience with formal verification methods, DSP, or Forward Error Correction.
- Experience using Jira for bug tracking and Git for source code management.
- Familiarity with Python, Make, Bash, object-oriented programming, C, or C++.
Culture & Benefits
- Medical, dental, and vision coverage.
- 401(k) with company matching, Employee Stock Purchase Program, and Employee Assistance Program.
- Company-paid holidays, paid sick leave, vacation time, and applicable paid family leave.
- Work environment focused on innovation, integrity, collaboration, diversity, and employee well-being.
- Professional development opportunities and meaningful technical work.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
7 дней назад
Senior Digital Verification Engineer (SoC/ASIC)
160 000 - 210 000$
8 дней назад
DFT Engineer - Verification (ASIC)
160 000 - 230 000$
5 дней назад
Principal Digital IP Verification Engineer (SystemVerilog)
7 дней назад
Design Verification Engineer (3D NAND)
121 280 - 194 100$
6 дней назад
CPU Verification Engineer (SystemVerilog/UVM)
105 650 - 200 340$
6 дней назад
Principal Design Verification Engineer (GPU)
250 000 - 280 000$