4 дня назад
Physical Design Engineer Intern, MS - Summer 2027 (ASIC)
34 - 68$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Physical Design Engineer Intern, MS - Summer 2027 (ASIC): Supporting ASIC and processor physical design from synthesis through GDSII implementation, including floor planning, place and route, clock insertion, and timing closure with an accent on performance, power, and area requirements. Focus on analyzing design violations, resolving congestion and timing bottlenecks, and scripting design workflows with Python, TCL, Perl, and Shell.
Location: Santa Clara, California, United States
Salary: $34–$68 per hour, plus potential bonus and equity plan participation.
Company
develops semiconductor solutions for enterprise, cloud, AI, storage, networking, and carrier infrastructure.
What you will do
- Perform synthesis, floor planning, place and route, clock insertion, timing analysis, and timing closure for complex logic blocks.
- Use industry-standard EDA tools, including PrimeTime and Tempus, for physical design and timing analysis.
- Write Python, TCL, Perl, and Shell scripts to support design and development activities.
- Analyze, debug, and resolve design violations using CAD tools.
- Collaborate with RTL, synthesis, and design teams to resolve congestion and timing bottlenecks and integrate designs on schedule.
Requirements
- Currently enrolled in a master's degree in Electrical Engineering, Computer Engineering, or a related field, with expected graduation between Fall 2027 and Summer 2028.
- Completed coursework in VLSI, digital logic, circuit design, computer architecture, RTL synthesis, Verilog or SystemVerilog, place and route, static timing analysis, digital systems, or microelectronics.
- Proficiency in Python, TCL, Perl, and Shell scripting.
- Experience working in a Unix-type environment.
- Experience with Synopsys PrimeTime, Cadence Tempus, and Mentor tools.
- Strong analytical, problem-solving, and communication skills.
Culture & Benefits
- Collaborative work with physical design teams and cross-functional engineering partners on next-generation cloud, AI, storage, and networking technologies.
- Medical, dental, and vision coverage for interns.
- Paid holidays, perks and discounts, and mental health resources.
- Additional compensation may be available for intern PhD candidates.
- Access to export-controlled technology may require an export license review under U.S. regulations.
Hiring process
- Interviews evaluate individual experience, problem-solving, and communication skills in real time.
- Use of AI assistance or automated note-taking tools during interviews is prohibited and may result in disqualification.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
5 дней назад
Design Engineer (ASIC)
7 дней назад
Design Engineer - STA
109 700 - 175 500$
9 дней назад
Senior Physical Design Engineer (AI/ML)
138 000 - 206 000$
5 дней назад
Senior Engineer II - Physical Design (Semiconductor)
6 дней назад
Staff / Senior Staff Physical Design Engineer (ASIC)
5 дней назад
Physical Design Engineer (FPGA)
118 900 - 169 895$