Назад
Company hidden
5 дней назад

Senior Principal Design Verification Engineer (Automotive PMIC)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior Principal Design Verification Engineer (Automotive PMIC/mixed-signal): Leading verification strategy and building RNM and AMS environments for automotive power management integrated circuits with an accent on analog, digital, and mixed-signal verification. Focus on debugging regulators and mixed-signal interfaces, correlating RTL and gate-level simulations across PVT corners, and mentoring verification engineers.

Location: Plano, Texas, United States; onsite — remote work is not available.

Company

hirify.global is an embedded semiconductor solution provider developing technology for automotive, industrial, infrastructure, and IoT applications.

What you will do

  • Lead verification efforts and define strategies for automotive PMIC product platforms.
  • Design mixed-signal verification environments integrating Real Number Models and AMS models.
  • Set up and optimize gate-level simulation flows and correlate results with RTL simulations.
  • Debug analog blocks, including switched-mode regulators, LDO regulators, bandgap and reference circuits, and mixed-signal interfaces.
  • Analyze timing, power, and functional correctness across process, voltage, and temperature corners.
  • Collaborate with Design, Application Engineering, ATE, and Silicon Validation teams while mentoring junior verification engineers.

Requirements

  • 12+ years of experience in mixed-signal or analog circuit verification.
  • MS or PhD in Electrical Engineering, Computer Engineering, or a related field.
  • Expertise in mixed-signal verification architecture, RNM and AMS model integration, and GLS flows.
  • Experience with automotive PMIC or power management IC design and verification, including analog blocks and digital RTL.
  • Proficiency with Verilog, SystemVerilog, and/or SPICE-based languages, as well as Spectre and Xcelium simulation tools.
  • Strong understanding of UVM, assertions, coverage-driven verification, ATE test correlation, debugging, leadership, and mentoring.

Culture & Benefits

  • Work with a global team of more than 21,000 engineers and problem solvers across over 30 countries.
  • Collaborative culture based on transparency, agility, global teamwork, innovation, and entrepreneurship.
  • Competitive benefits package provided alongside salary.
  • Opportunity to contribute to semiconductor technology serving automotive, industrial, infrastructure, and IoT applications.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →