3 дня назад
Senior SoC Design Verification Engineer (PCIe)
100 000 - 500 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior SoC Design Verification Engineer (PCIe) (AI SoCs/PCIe): Building pre-silicon verification environments for PCIe logic across advanced AI chiplets and SoCs with an accent on connectivity, compliance, interoperability, and silicon bring-up. Focus on verifying link training, enumeration, power management, error handling, data movement, coverage, and protocol automation.
Location: Hybrid, based out of Boston, Massachusetts, United States
Salary: $100,000–$500,000 per year, including base and variable compensation targets
Company
Develops high-performance RISC-V CPUs and AI computing platforms spanning software models, compilers, networking, platforms, and semiconductors.
What you will do
- Develop and own pre-silicon verification environments for PCIe logic across AI chiplets and SoCs.
- Write, refine, and execute scenarios covering link training, enumeration, power management, error handling, and data movement.
- Drive coverage for connectivity, compliance, interoperability, and bring-up features.
- Analyze coverage gaps and debug verification failures.
- Collaborate with architecture, RTL, and system teams on cross-functional technical issues.
- Automate PCIe protocol testing and interoperability validation, including the integration of AI productivity tools.
Requirements
- Strong understanding of PCIe architecture, link behavior, and subsystem verification.
- Expertise in UVM and verification of PCIe controllers, PHY-facing logic, LTSSM, and protocol flows.
- Experience with PCIe Gen4/Gen5 features, compliance concepts, and verification automation.
- Proactive, detail-oriented approach and ability to contribute to cross-functional technical discussions.
- Eligibility to access U.S. export-controlled technology is required; access may depend on citizenship, permanent residency, or prior license approval.
Nice to have
- Familiarity with tools similar to Cocotb.
Culture & Benefits
- Collaborative environment focused on curiosity and solving technically difficult problems.
- Work on high-performance, system-level connectivity verification in advanced SoC designs.
- Exposure to cutting-edge PCIe verification workflows, tooling, and scripting.
- Learning opportunities in silicon bring-up, platform validation, and AI-driven design verification automation.
- Competitive compensation package and benefits.
Hiring process
- The interview process assesses the appropriate experience level for the candidate.
- The final offer level may differ from the level stated in the posting and is based on experience, skills, education, background, and location.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Senior Digital Verification Engineer (SoC/ASIC)
160 000 - 210 000$
6 дней назад
Principal Design Verification Engineer (SerDes/PHY IP)
207 000 - 230 000$
8 дней назад
Senior RTL Engineer (UCIe/PCIe/CXL)
138 000 - 206 000$
8 дней назад
Staff Engineer, PCIe PHY/Link Analysis (PCIe)
163 000 - 253 000$
3 дня назад
Senior Staff RTL Design Engineer - CPU Frontend (RISC-V)
205 740 - 251 460$
5 дней назад
CPU Verification Engineer (SystemVerilog/UVM)
105 650 - 200 340$