21 час назад
Principal Engineer, SOC Design
219 000 - 351 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Principal Engineer, SOC Design (ASIC/SOC): Developing prototype and production memory and storage controllers for computing architectures supporting machine learning, data analytics, and edge computing with an accent on subsystem and chip-level microarchitecture, RTL implementation, and third-party IP integration. Focus on solving PPA trade-offs, ensuring design quality through lint, CDC, assertions, and STA, and coordinating synthesis, DFT, timing constraints, and silicon bring-up.
Location: Daily onsite presence at the San Jose or Folsom office in the United States is required.
Base pay range: $219,000–$351,000 USD per year, with additional incentive opportunities.
Company
develops memory and storage technologies, including DRAM, HBM, and NAND Flash, for smartphones, electric vehicles, data centers, IoT devices, and other computing systems.
What you will do
- Define architectures and develop microarchitecture for subsystems and chip-level designs.
- Perform top-level integration, logic design, and RTL implementation.
- Integrate and review third-party IP, including ARM cores, DDR controllers, and UCIe PHY.
- Perform design-quality checks including assertions, lint, CDC, and static timing analysis.
- Collaborate with architects, verification engineers, and physical designers on SoC design, synthesis, timing constraints, and DFT insertion.
- Develop prototype and production controllers that enhance memory and storage capabilities for emerging computing systems.
Requirements
- 15+ years of industry experience with a PhD, 18+ years with a Master’s degree, or 20+ years with a Bachelor’s degree in electrical engineering, computer science, or a related field.
- Hands-on experience with ASIC design flows from design through tape-out.
- Experience with ATE vector generation, testing, and silicon bring-up.
- Experience with commercial UCIe, CPU, Ethernet, and DDR interfaces, as well as AMBA bus fabrics and ARM cores.
- Experience with SoC synthesis, timing analysis, lint checks, CDC checks, and DFT/PI/physical-design coordination.
- Strong understanding of performance, power, and area trade-offs, with effective communication and collaboration skills.
Culture & Benefits
- Inclusive workplace focused on innovation, collaboration, curiosity, and resilience.
- Medical, dental, vision, and 401(k) benefits.
- 4+ weeks of paid time off annually, plus holidays and sick leave.
- Family-support benefits, including fertility and adoption assistance.
- Emotional wellness support, including confidential therapy sessions.
- Onsite café and gym, virtual fitness classes, charitable giving match, and flexible work practices aligned with onsite responsibilities.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 дня назад
RTL Design Tech Lead (ASIC/SoC)
250 000 - 350 000$
24 часа назад
Senior FPGA Circuit Design Engineer (FPGA)
149 100 - 215 000$
3 дня назад
Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering
166 200 - 282 500$
2 дня назад
RTL Design / Microarchitecture Engineer (GPU)
160 000 - 220 000$
9 часов назад
Hardware & Silicon Validation Senior Principal Engineer (Semiconductor)
173 280 - 259 600$
3 дня назад
Design Engineer - STA
109 700 - 175 500$