6 дней назад
Design Verification Engineer (3D NAND)
121 280 - 194 100$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Design Verification Engineer (3D NAND): Building pre-silicon verification environments for advanced 3D NAND designs with an accent on UVM-based testing, functional coverage, assertions, and mixed-signal modeling. Focus on debugging simulation failures, closing coverage, developing full-chip mixed-signal testbenches, and automating verification workflows.
Location: Hybrid role based in Rancho Cordova, California, United States, with office reporting three days per week
Salary: USD 121,280–194,100 yearly
Company
is a global memory technology company developing 3D NAND and optimized data storage solutions.
What you will do
- Perform pre-silicon verification of advanced 3D NAND designs.
- Create verification test plans, UVM-based directed and constrained-random tests, and SystemVerilog Assertions.
- Develop functional coverage models, analyze results, and drive coverage closure.
- Build and maintain UVM verification environments and mixed-signal full-chip models and testbenches.
- Debug simulation failures and distinguish design, testbench, and test issues.
- Automate regression execution, results processing, data collection, and verification workflows with scripts and tools.
Requirements
- Master’s degree with 3+ years of relevant experience, or bachelor’s degree with 5+ years, in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
- Prior pre-silicon verification experience with memory products.
- Hands-on experience with UVM, SystemVerilog Assertions, and formal property verification.
- Experience with mixed-signal verification, modeling, and simulation, plus strong digital and analog circuit design knowledge.
- Strong data analysis, debugging, problem-solving, programming or scripting, and technical communication skills.
- Ability to collaborate across design, verification, modeling, and cross-functional teams.
Nice to have
- Memory-industry verification, full-chip verification, regression verification, and code or functional coverage closure experience.
- Python, Perl, or shell scripting.
- AI-assisted workflows and commercial simulation, formal, or mixed-signal tools.
Culture & Benefits
- Hybrid work arrangement with three office days per week.
- Medical, dental, vision, supplemental life, AD&D, and short- and long-term disability insurance.
- Healthcare and dependent care flexible spending accounts.
- Company match on eligible 401(k) contributions.
- Eligibility for RSU, RCU, and cash bonus programs.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Senior Digital Verification Engineer (SoC/ASIC)
160 000 - 210 000$
6 дней назад
Design Automation Engineer (Neuromorphic Computing)
122 440 - 232 190$
5 дней назад
Principal ASIC Verification Engineer
3 дня назад
Senior Digital Verification Engineer (PMIC)
7 дней назад
Principal Digital Engineer (Mixed-Signal Verification)
2 дня назад
Senior FPGA Verification Engineer (FPGA)
158 000 - 219 450$