5 дней назад
Principal ASIC Verification Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Principal ASIC Verification Engineer (UVM/SystemVerilog, AI and HPC networking): Defining verification strategies and developing UVM-based environments for complex ASIC blocks, subsystems, and SoCs with an accent on functional testing, regression, and coverage closure. Focus on verifying high-speed Ethernet, TCP/IP, RDMA/RoCE, and IPSec networking protocols, debugging RTL failures, and driving first-pass silicon success.
Location: Remote within the United States; the position is associated with ASIC Engineering in Austin, Texas.
Company
develops scale-out networking solutions combining hardware, software, and system technologies for AI and high-performance computing datacenters.
What you will do
- Define SoC-level verification strategy, technical planning, and direction.
- Drive UVM environment development for RTL verification at block, unit, subsystem, and SoC levels.
- Develop and execute functional tests according to verification plans.
- Instrument testbenches for functional and code coverage and drive coverage closure.
- Collaborate with ASIC design, software, emulation, system hardware, and silicon validation teams.
- Guide team members, mentor engineers, and establish coding and verification guidelines.
Requirements
- 15+ years of experience in relevant ASIC or networking hardware verification.
- Hands-on experience writing UVM and SystemVerilog code and developing testbenches from the ground up.
- Experience verifying complex SoCs with multiple clock and reset domains using VCS or equivalent simulation tools.
- Experience debugging failures to the RTL line, closing bug fixes, and using Verdi or equivalent tools.
- Experience with Git, SVN, or similar revision control systems.
- B.S. degree in Computer Engineering, Computer Science, or Electrical Engineering.
Nice to have
- M.S. degree in Computer Engineering, Computer Science, or Electrical Engineering.
- Verification experience with 50G, 100G, or 400G Ethernet MAC/PCS, TCP/IP, RDMA/RoCE, and IPSec.
- Experience with TCL, Python, Perl, or shell scripting.
- Experience using AI tools to generate test plans and improve verification productivity.
- Track record of first-pass success in ASIC and systems.
Culture & Benefits
- Flexible environment with onsite, hybrid, and fully remote roles across a global organization.
- Opportunity to collaborate with semiconductor industry companies on AI and HPC networking.
- Competitive compensation including equity, cash, and performance incentives.
- Medical, dental, vision, disability, life, dependent care, accidental injury, and pet insurance.
- Paid holidays, sick time, bonding leave, pregnancy disability leave, and Open Time Off for eligible full-time exempt employees.
- 401(k) with company match.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Design Verification Engineer (3D NAND)
121 280 - 194 100$
7 дней назад
Staff Verification Engineer (UVM)
6 дней назад
Design Automation Engineer (Neuromorphic Computing)
122 440 - 232 190$
Tenstorrent
3 дня назад
Senior SoC Design Verification Engineer (PCIe)
100 000 - 500 000$
4 дня назад
Senior DfT Engineer (Semiconductors)
3 дня назад