5 дней назад
Senior ASIC Verification Engineer (AI/HPC Networking)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior ASIC Verification Engineer (AI/HPC Networking): Driving verification closure for networking SoCs, subsystems, and design modules with an accent on UVM-based testbench development, functional testing, and coverage closure. Focus on verifying high-speed Ethernet and networking protocols, debugging RTL and simulation failures, and guiding teams toward first-pass silicon success.
Location: Remote for employees residing within the United States; department location listed as San Jose, California.
Company
develops high-performance scale-out networking solutions integrating silicon, software, and system technologies for AI and HPC datacenters.
What you will do
- Define SoC-level verification strategy, technical planning, and direction.
- Drive UVM environment development for RTL verification at block, unit, and SoC levels.
- Develop and execute functional tests based on verification plans.
- Instrument testbenches for functional and code coverage and drive coverage closure.
- Collaborate with ASIC design, software, emulation, system hardware, and silicon validation teams.
- Mentor team members, establish verification guidelines, and promote AI tools for engineering productivity.
Requirements
- 8+ years of relevant experience in ASIC or networking hardware verification.
- Hands-on coding experience with UVM and SystemVerilog.
- Experience verifying complex SoCs with multiple clock and reset domains using VCS or equivalent simulation tools.
- Experience debugging RTL failures with Verdi or equivalent tools, developing testbenches from the ground up, and closing bug fixes.
- Experience with Git, SVN, or similar revision control systems.
- B.S. degree in Computer Engineering, Computer Science, or Electrical Engineering.
Nice to have
- Experience verifying 50G, 100G, or 400G Ethernet MAC/PCS, TCP/IP, RDMA/RoCE, or IPSec protocols.
- Experience with Tcl, Python, Perl, or shell scripting.
- M.S. degree in Computer Engineering, Computer Science, or Electrical Engineering.
- Track record of first-pass success in ASIC and systems.
- Experience using AI tools to generate test plans and improve verification productivity.
Culture & Benefits
- Flexible remote work environment with collaboration across a global organization.
- Competitive compensation including equity, cash compensation, and performance incentives.
- Medical, dental, vision, disability, life, dependent care, accidental injury, and pet insurance.
- Paid holidays, sick time, bonding leave, pregnancy disability leave, and Open Time Off for eligible regular full-time exempt employees.
- 401(k) plan with company match.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
Tenstorrent
3 дня назад
Senior SoC Design Verification Engineer (PCIe)
100 000 - 500 000$
7 дней назад
Staff Verification Engineer (UVM)
6 дней назад
Design Automation Engineer (Neuromorphic Computing)
122 440 - 232 190$
6 дней назад
Design Verification Engineer (3D NAND)
121 280 - 194 100$
4 дня назад
Software Engineer - Hardware Design Verification (Embedded C/C++)
110 600 - 152 000CAD
3 дня назад