Назад
Company hidden
11 дней назад

Sr Staff Engineer, Analog Design (Analog/Mixed-Signal IC)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
India
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Sr Staff Engineer, Analog Design (Analog/Mixed-Signal IC): Designing and developing analog and mixed-signal IP blocks such as amplifiers, comparators, data converters, references, regulators, and monitoring circuits with an accent on transistor-level CMOS design, PVT analysis, and parasitic-aware performance closure. Focus on Monte Carlo mismatch analysis, silicon bring-up and debugging, cross-functional design reviews, and mentoring junior engineers.

Location: Bengaluru, Karnataka, India; onsite

Company

hirify.global is a full-service semiconductor foundry providing design, development, and fabrication services with a global manufacturing footprint.

What you will do

  • Design and develop analog and mixed-signal IP blocks, including amplifiers, comparators, data converters, references, regulators, and monitoring circuits.
  • Perform transistor-level schematic design, simulation, and verification using industry-standard EDA tools.
  • Analyze circuit performance across PVT corners, including Monte Carlo mismatch, noise, and reliability considerations.
  • Collaborate with layout, verification, and SoC integration teams on parasitic-aware design and performance closure.
  • Support design reviews, verification planning, silicon bring-up, validation, debugging, and technical documentation.
  • Mentor junior design and layout engineers and contribute to a safe working environment.

Requirements

  • Bachelor’s or master’s degree in electrical engineering or a related field, with 10–15 years of analog or mixed-signal IC design experience.
  • Strong knowledge of device operation, biasing, gain, bandwidth, stability, compensation, noise, mismatch, and process variation.
  • Experience with transistor-level design and simulation in CMOS technologies.
  • Familiarity with Cadence Virtuoso, Spectre, or comparable EDA tools, including PVT and variability analysis.
  • Strong analytical, debugging, communication, and documentation skills.
  • Ability to work effectively in cross-functional, global teams.

Nice to have

  • Basic scripting experience with Python, MATLAB, or similar tools.
  • Experience owning analog blocks from specification through simulation.
  • Exposure to silicon validation, lab debugging, layout concepts, parasitic effects, and low-power design.
  • Experience with Bulk CMOS, FDSOI, or FinFET advanced nodes.
  • Experience contributing to tape-out or silicon-proven designs.

Culture & Benefits

  • Collaboration across global, cross-functional engineering teams.
  • Workplace safety and Environmental, Health, Safety & Security programs.
  • Benefits are provided according to hirify.global’ Asia opportunities program.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →