2 дня назад
Senior FPGA Verification Engineer (FPGA)
158 000 - 219 450$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior FPGA Verification Engineer (SystemVerilog/UVM): Leading verification of FPGA designs for reactor safety, control, instrumentation, sensor processing, actuator handling, and communication systems with an accent on safety-critical functional verification and automated testbench development. Focus on closing coverage across multi-clock designs, resolving bugs with RTL and embedded software engineers, and improving verification flows for a portable nuclear microreactor.
Location: 100% onsite at the El Segundo headquarters, California, United States
Salary: $158,000–$219,450 per year, plus equity and benefits.
Company
is a startup developing mass-produced, portable nuclear microreactors for hospitals, data centers, remote sites, and military bases.
What you will do
- Lead FPGA verification from test-plan development through coverage closure.
- Develop and maintain automated testbenches for functional, regression, constrained-random, and edge-case coverage.
- Verify sensor processing, serial communication, actuator handling, and safety-critical control logic.
- Collaborate with RTL design, hardware, embedded software, and test engineers to resolve bugs and confirm design intent.
- Recommend tools and practices to improve the FPGA verification flow.
- Contribute to RTL design work as needed.
Requirements
- Bachelor’s degree in computer engineering, electrical engineering, or a related field.
- 7+ years of FPGA verification experience with significant functional verification depth.
- Expert proficiency in SystemVerilog and UVM-based verification methodologies.
- Strong knowledge of simulation, coverage analysis, regression management, and multi-clock domain verification.
- Experience with UART, SPI, I2C, Ethernet, AXIS, and APB interfaces.
- Willingness to work 100% onsite in El Segundo and extended hours or weekends when necessary.
Nice to have
- Experience with the Microchip PolarFire SoC platform.
- Experience with JASPER or a similar verification tool.
- Linux and TCL/bash shell scripting proficiency.
- Strong documentation skills and experience in multidisciplinary engineering environments.
Culture & Benefits
- Substantial incentive stock plan for full-time employees.
- Medical, vision, dental, life, accident, hospital, critical illness, commuter, FSA, and HSA benefits.
- Eight weeks of paid parental leave for all parents, with additional paid pregnancy leave for California employees.
- Flexible PTO, catered daily lunch, snacks, drinks, and sponsored One Medical memberships.
- Company and team events with an in-person collaborative environment.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
7 дней назад
FPGA Verification Engineer II (Aerospace)
118 000 - 142 000$
4 дня назад
Senior or Staff Embedded Software Engineer (Nuclear Microreactors)
150 000 - 185 000$
5 дней назад
Senior ASIC Verification Engineer (AI/HPC Networking)
3 дня назад
Senior Digital Verification Engineer (PMIC)
6 дней назад
Principal Design Verification Engineer (SerDes/PHY IP)
207 000 - 230 000$
6 дней назад
Senior Digital Verification Engineer (SoC/ASIC)
160 000 - 210 000$