4 дня назад
Senior FPGA Verification Engineer (Quantum Computing)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior FPGA Verification Engineer (UVM/SystemVerilog): Building verification environments, test benches, and simulation infrastructure for FPGA-based quantum control systems with an accent on constrained-random testing, functional coverage, and RTL debugging. Focus on architecting automated regression suites, integrating continuous verification pipelines, and ensuring reliable, high-performance hardware control systems.
Location: Oxford, England, United Kingdom; flexible hybrid working.
Company
develops integrated quantum computing, networking, sensing, and security solutions, including advanced quantum control systems.
What you will do
- Architect, develop, and maintain UVM/SystemVerilog verification environments for complex FPGA designs.
- Design and implement FPGA test benches, simulation infrastructure, and verification best practices.
- Define and execute verification plans using constrained-random testing, functional coverage, and code coverage analysis.
- Collaborate with RTL design engineers to debug issues, identify root causes, and improve design quality.
- Develop automated regression suites and continuous integration pipelines for design stability.
Requirements
- 4–6 years of professional experience in FPGA verification.
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
- Strong proficiency in SystemVerilog and UVM.
- Experience with Python for test automation and scripting.
- Ability to gather requirements and translate technical specifications into verification strategies.
- Access to export-controlled technology may require verification of U.S. Person status, an export license, or a license exception.
Culture & Benefits
- Work alongside scientists, engineers, and innovators in quantum computing.
- Flexible hybrid work environment focused on autonomy, productivity, and respect.
- Competitive salary with stock options and an annual performance bonus.
- Generous annual leave, paid holidays, and parental or adoption leave.
- Private medical and dental insurance, plus home technology support.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
5 минут назад
HDL Engineer (Quantum Computing)
5 дней назад
Sr. FPGA Design & Verification Engineer (FPGA)
137 100 - 188 300$
4 дня назад
Senior CPU Design Verification Engineer
122 440 - 232 190$
22 часа назад
FPGA Verification Engineer II (Aerospace)
118 000 - 142 000$
6 дней назад
Senior FPGA Engineer (Space Communications)
140 000 - 226 000$
4 минуты назад
Design Verification (DV) Engineer - 2027 Grads (FPGA/ASIC)
300 000$