6 часов назад
Digital Verification Engineer (Automotive)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Digital Verification Engineer (Automotive) (SystemVerilog/UVM): Verifying complex mixed-signal ICs, digital IPs, subsystems, and SoC-level designs for automotive and industrial applications with an accent on reusable verification environments, functional coverage, and silicon quality. Focus on developing constrained-random verification components, analyzing simulation failures, improving automation, and supporting mixed-signal verification flows.
Location: Milan, Italy
Company
develops semiconductor products for automotive and industrial applications.
What you will do
- Develop and execute verification plans for digital IPs, subsystems, and SoC-level designs.
- Create and maintain UVM/SystemVerilog verification environments, including reusable components, sequences, scoreboards, and coverage models.
- Run functional verification through simulation and regression environments.
- Analyze simulation results, identify root causes, and drive issue resolution with design teams.
- Define and monitor functional and code coverage metrics while improving verification methodology and automation.
- Support mixed-signal verification with analog and AMS teams and participate in design reviews.
Requirements
- Master’s degree in Electronic Engineering, Computer Engineering, or a related field.
- 3–5 years of experience in digital verification of ASIC or SoC designs.
- Strong knowledge of SystemVerilog, UVM, constrained-random verification, functional coverage, assertions, and regression management.
- Understanding of digital design fundamentals, RTL concepts, and industry-standard EDA verification tools.
- Strong debugging and problem-solving skills.
- Fluent English, written and spoken, is required.
Nice to have
- Automotive semiconductor development experience and knowledge of automotive communication protocols such as SPI, I2C, CAN, and UART.
- Knowledge of low-power verification, mixed-signal IC development flows, or formal verification.
- Familiarity with Python, Perl, or Tcl scripting.
Culture & Benefits
- Collaboration with design, system, architecture, validation, analog, and AMS teams.
- Ownership of verification activities across the development cycle.
- Contribution to advanced automotive semiconductor products and high-quality silicon delivery.
- Focus on project quality, schedule, and automotive requirements.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
Digital Verification Engineer (FPGA/ASIC)
4 дня назад
IC Verification Engineer (ASIC)
4 дня назад
Staff Design Verification Engineer (CXL)
4 дня назад
Digital Design Verification Trainee
5 дней назад
Principal Verification Engineer (FPGA)
4 дня назад