Назад
Company hidden
6 дней назад

FPGA Engineer (Space)

132 500 - 209 500$
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
FPGA Engineer (Space) (FPGA/Signal Processing): Designing and delivering high-speed signal-processing algorithms, cryptography, and network protocols for FPGA-based satellite communications systems with an accent on RTL development, hardware integration, and timing closure. Focus on implementing reusable digital systems, developing and testing signal-processing blocks, and debugging designs in the lab.

Location: Tempe, Arizona, United States

Salary: $132,500–$209,500 annually. For specific locations in San Jose, the San Francisco Bay Area, and the New York City metropolitan area: $164,500–$246,500 annually.

Company

hirify.global develops communications technologies and satellite infrastructure for consumers, businesses, governments, and militaries worldwide.

What you will do

  • Own the architecture, design, and implementation of FPGA-based digital systems.
  • Develop RTL in Verilog, SystemVerilog, and VHDL for control, data processing, and communications functions.
  • Integrate and deploy designs on FPGA and FPGA SoC platforms.
  • Develop high-speed digital signal-processing and waveform-processing algorithms for satellite communications.
  • Define timing constraints, analyze timing results, and implement changes to close timing.
  • Support hardware bring-up, integration, validation, production, and laboratory debugging.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 6+ years of FPGA design experience, including Xilinx Vivado.
  • Strong knowledge of SystemVerilog and/or VHDL, digital logic, and timing considerations.
  • Experience designing signal-processing blocks such as equalizers, correlators, filters, and FEC encoders and decoders.
  • Experience with FPGA EDA tools, simulation, testbench development, reusable RTL design, and laboratory instrumentation.
  • US citizenship required; ability to travel up to 10%.

Nice to have

  • MSEE degree.
  • Experience with TCL, Perl, Python, high-speed interfaces, UVM, Linux, GitHub, MATLAB, and CI/CD.
  • Knowledge of satellite communication waveforms and standards.
  • Familiarity with AI coding agents and strong troubleshooting skills.

Culture & Benefits

  • Opportunity to contribute to advanced communications products and systems.
  • Collaboration across hardware, software, and systems engineering disciplines.
  • Medical, financial, and other benefits may be included in the compensation package.
  • Inclusive and equal-opportunity work environment.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →