Назад
Company hidden
6 дней назад

Analog Mixed-Signal Verification Engineer

Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
India
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Analog Mixed-Signal Verification Engineer (Verilog-A/AMS, SystemVerilog): Developing and executing verification plans for complex analog and mixed-signal IP blocks using behavioral modeling, testbenches, and co-simulation. Focus on automating regression testing, analyzing coverage, performing post-layout verification, and correlating results with silicon validation.

Location: Bengaluru, Karnataka, India

Company

hirify.global is a semiconductor foundry providing design, development, and fabrication services across a global manufacturing footprint.

What you will do

  • Develop and execute analog and mixed-signal verification plans for IP blocks and subsystems.
  • Create behavioral models using Verilog-A/AMS, Verilog-AMS, SystemVerilog real types, and mathematical abstractions.
  • Build and maintain mixed-signal testbenches and perform co-simulation with Spectre, Xcelium, and AMS Designer.
  • Automate regression testing and coverage analysis to improve verification quality.
  • Collaborate with analog design and layout teams on coverage, performance optimization across process corners, and post-silicon correlation.
  • Perform PEX extraction, LVS/DRC signoff, post-layout simulation, silicon debug, and post-silicon validation.

Requirements

  • BS or MS degree in Electrical Engineering or a related field.
  • 2–4 years of experience in analog or mixed-signal verification.
  • Proficiency in Cadence Virtuoso, Spectre, ADE-XL, SystemVerilog, and Verilog-A/AMS.
  • Strong understanding of verification methodologies and analog blocks and circuits.
  • Ability to collaborate with analog, digital, and layout teams.

Nice to have

  • Hands-on experience with AMS Designer, Xcelium, Virtuoso, and Spectre for co-simulation and regression testing.
  • Experience with real-number modeling, silicon debug, and post-silicon validation.
  • Familiarity with Python, Perl, or Tcl scripting.
  • Strong communication and teamwork skills across analog, digital, and layout disciplines.

Culture & Benefits

  • Full-time employment.
  • Multicultural, diverse, and inclusive workplace.
  • Employment offers are subject to background checks, applicable medical screenings, and local laws.
  • Benefits are provided according to the local employment program.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →