Назад
Company hidden
17 часов назад

Core Performance Architect (RISC-V)

178 848 - 218 592$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Core Performance Architect (RISC-V): Researching, modeling, and developing next-generation high-performance CPU core architectures and microarchitectures with an accent on performance experimentation, workload characterization, and out-of-order processor design. Focus on analyzing hardware and software bottlenecks, reducing workloads for efficient performance simulation, and delivering performance targets in RTL with the design team.

Location: Santa Clara, California, United States

Salary: $178,848–$218,592 base pay annually, plus potential variable or incentive compensation and equity.

Company

hirify.global develops RISC-V compute platforms and CPU intellectual property for high-performance and data-intensive applications across AI, machine learning, automotive, data center, mobile, and consumer markets.

What you will do

  • Lead performance research and development for next-generation high-performance processor cores.
  • Work with performance engineers, architects, and design teams on core architecture and microarchitecture ideas.
  • Design and execute experiments to evaluate new architecture and microarchitecture features.
  • Research, model, and develop processor solutions that meet aggressive performance targets.
  • Collaborate with the design team to implement and deliver performance targets in RTL.

Requirements

  • MS degree in Computer Science or Computer Architecture.
  • 3+ years of experience developing high-performance processors.
  • 3+ years of experience on engineering teams delivering hardware or software products.
  • Hands-on expertise in hardware development, including RTL and implementation flows, verification and validation, backend flows, or FPGA flows.
  • Experience with FPGA debugging, including Integrated Logic Analyzer waveform capture and debugging.
  • Strong foundation in high-performance out-of-order CPU design, workload characterization, performance bottleneck analysis, and workload reduction for efficient performance simulation and projection.
  • Must provide satisfactory proof of the right to work in the United States. Employment is subject to background and reference checks and authorization to access export-controlled technology or obtain required export licenses.

Nice to have

  • Awareness of potential security vulnerabilities.
  • Knowledge of established industry microarchitectures.

Culture & Benefits

  • Collaborative environment focused on processor innovation and high-impact solutions.
  • Comprehensive benefits package may include healthcare, retirement plans, and paid time off.
  • Potential eligibility for variable or incentive compensation and equity.
  • Equal opportunity and inclusive workplace commitment.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →