Назад
Company hidden
5 дней назад

Lithography Process Engineer IV (Quantum Technology)

128 000 - 176 000$
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Lithography Process Engineer IV (Quantum Technology) (DUV/semiconductor lithography): Developing and optimizing lithography, process, and device integration solutions for quantum devices with an accent on DUV scanner processes, CDSEM optimization, metrology, and advanced packaging. Focus on designing complex experiments, troubleshooting semiconductor process issues through root cause analysis, and collaborating with vendors, customers, start-ups, and universities.

Location: Albany, NY or Santa Clara, CA, United States

Salary: $128,000–$176,000 per year

Company

hirify.global develops materials engineering solutions, equipment, and processes for semiconductor and advanced display manufacturing, including quantum technology applications.

What you will do

  • Optimize lithography processes on DUV scanners and troubleshoot complex process issues.
  • Develop process, module, and device integration solutions for quantum structures and different technology platforms.
  • Collaborate with advanced packaging, process, hardware, and metrology teams to develop lithography processes for quantum devices.
  • Design experiments, collect and analyze data, measure film and device properties, and prepare technical reports.
  • Perform root cause analysis and resolve difficult process engineering problems within safety guidelines.
  • Work with customers, start-ups, universities, vendors, and suppliers to develop new materials, processes, and structures.

Requirements

  • Bachelor’s degree.
  • 7–10 years of hands-on experience in the semiconductor industry.
  • Experience with lithography processes, scanner operations, film characterization, and metrology tools.
  • Familiarity with mask layout design, basic OPC, CDSEM recipe creation and optimization, and CMOS process modules and flows.
  • Ability to solve complex problems, analyze multiple information sources, and communicate technical findings.
  • Ability to work with related teams and travel up to 10% of the time.

Nice to have

  • Layout design experience using Python, MATLAB, or an equivalent tool.
  • Knowledge of device integration, quantum information, and emerging quantum technologies.

Culture & Benefits

  • Supportive work culture focused on learning, development, and career growth.
  • Opportunity to work with R&D teams on semiconductor, display, and quantum technology projects.
  • Comprehensive benefits package.
  • Potential eligibility for bonus and stock award programs.
  • Relocation is not eligible for this position.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →