Назад
Company hidden
2 дня назад

Senior CPU RTL Design Engineer

164 470 - 311 890$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior CPU RTL Design Engineer (CPU Microarchitecture/RTL): Designing and implementing RTL for high-performance CPU functional units, reservation stations, and IP blocks with an accent on microarchitecture, timing closure, power convergence, and design integrity. Focus on optimizing power, performance, area, and timing, resolving RTL verification failures, and providing technical leadership across architecture, backend, and design teams.

Location: On-site in Austin, Texas, United States, with an additional location in Hillsboro, Oregon, United States

Annual salary: $164,470–$311,890 USD

Company

hirify.global develops microprocessors and computing technologies for PCs, gaming systems, data centers, AI, analytics, and cloud-to-edge applications.

What you will do

  • Develop CPU logic design, RTL code, and simulations for functional units, cell libraries, and CPU IP blocks.
  • Participate in defining CPU architecture and microarchitecture features.
  • Optimize RTL and logic to meet power, performance, area, timing, and physical implementation goals.
  • Review verification plans, resolve failing RTL tests, and implement corrective measures.
  • Provide technical leadership and improve design methodologies, processes, automation, and quality.
  • Collaborate with architecture, backend, and other design teams to deliver high-performance CPU products.

Requirements

  • Bachelor’s degree with 8+ years of relevant experience, master’s degree with 7+ years, or PhD with 4+ years.
  • 6+ years of experience in silicon development, CPU microarchitecture, and logic design.
  • 5+ years of technical leadership experience delivering successful IP projects.
  • 6+ years of experience with timing closure, power convergence, integer and/or floating-point logic, out-of-order execution, and reservation station design.
  • Strong problem-solving, analytical, written, and verbal communication skills.
  • Ability to work on-site in the United States.

Nice to have

  • Advanced degree in Computer Science, Electrical Engineering, Electronics, or a related field.
  • Experience with x86 CPU microarchitecture.
  • Experience leading front-end methodologies and applying automation or AI tools to improve product-level outcomes.

Culture & Benefits

  • Competitive compensation package with stock bonuses.
  • Health, retirement, and vacation benefits.
  • Work in a fast-paced, collaborative environment with architecture, backend, and design teams.
  • Focus on technical excellence, innovation, efficiency, and product quality.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →