24 часа назад
Senior Principal Memory Architect (HBM/DDR)
191 530 - 286 900$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Principal Memory Architect (HBM/DDR): Architecting high-performance memory subsystems and controllers for custom compute ASICs serving AI, HPC, and cloud data centers with an accent on performance modeling, micro-architecture, and reliability. Focus on designing ECC and RAS features, optimizing throughput, latency, QoS, power, and area, and collaborating with RTL, physical design, validation, customers, and ecosystem partners.
Location: 100% onsite five days per week in Santa Clara, Irvine, or Boise, United States; no remote or hybrid option
Salary: $191,530–$286,900 per annum
Company
develops semiconductor solutions and custom silicon for enterprise, cloud, AI, carrier, and data center infrastructure.
What you will do
- Architect high-performance HBM and DDR memory subsystems for custom compute products.
- Develop specifications, performance models, product requirements, and memory controller architecture roadmaps.
- Drive micro-architecture development, design specifications, and verification plans with RTL, physical design, and validation teams.
- Build system-level models to optimize throughput, latency, QoS, power, and area across design options.
- Collaborate with hardware, firmware, validation, customers, and ecosystem partners to ensure product quality, performance, and reliability.
- Lead memory architecture innovation, including ECC, RAS, and reliability improvements for server-class products.
Requirements
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field with 15+ years of relevant experience, or a Master’s/PhD with 8+ years of experience in memory architecture or system design.
- Deep understanding of DDR and HBM memory subsystem architecture for data center compute, AI, or XPU systems.
- Experience designing or specifying HBM/DDR memory controllers and associated subsystems.
- Strong familiarity with JEDEC standards, including HBM3/4, DDR4/5, LPDDR5/5X/6, and related memory interface technologies.
- Experience with system modeling and performance analysis tools, plus ECC, RAS, and reliability features for server or high-performance SoC designs.
- Applicants must be eligible to access export-controlled technology under U.S. law; an export license review may be required for some applicants.
Culture & Benefits
- Full-time employment with comprehensive benefits supporting financial well-being, family support, mental health, physical health, and recognition.
- Employee stock purchase plan with a two-year look back.
- Family support programs and mental health resources.
- Recognition and service awards for contributions and milestones.
- Interviews assess individual experience, thought process, and communication without unauthorized AI assistance.
Hiring process
- Interview process includes real-time evaluation of experience, reasoning, and communication.
- Unauthorized AI tools, recording tools, transcription apps, and automated interview assistance are prohibited and may result in disqualification.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
19 часов назад
Transport (RDMA) Silicon Product Architect (AI)
220 920 - 311 890$
2 дня назад
Application Engineer Architect (EDA)
157 500 - 292 500$
2 дня назад
Application Engineer Architect (EDA)
157 500 - 292 500$
20 часов назад
Network Platform Architect (SoC)
203 200 - 286 870$
2 дня назад
Principal AI Systems Architect
195 000 - 285 000$
2 дня назад
Senior/Principal SoC Architect (AI)
250 000 - 350 000$