2 дня назад
Principle Verification Engineer
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Principle Verification Engineer (ASIC/RTL, SystemVerilog/UVM): Driving functional verification of complex networking blocks and developing advanced verification components and testbenches for next-generation data-center and AI infrastructure silicon with an accent on coverage-driven verification, constrained-random testing, and object-oriented programming. Focus on building scalable verification infrastructure, improving methodologies, and collaborating across architecture, design, firmware, and post-silicon teams.
Location: Petah Tikva, Israel
Company
develops semiconductor solutions and networking silicon for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Drive functional verification of complex networking blocks using SystemVerilog and UVM.
- Develop and maintain advanced verification components and testbenches.
- Build reference models and contribute across the ASIC development cycle.
- Collaborate with architecture, design, firmware, and post-silicon teams.
- Improve verification methodologies and infrastructure.
Requirements
- B.Sc. or M.Sc. in Electrical Engineering or Computer Engineering.
- 7+ years of hands-on ASIC/RTL verification experience.
- Strong SystemVerilog and UVM methodology experience.
- Deep understanding of coverage-driven verification, object-oriented programming, and constrained-random testing.
- Strong problem-solving, self-learning, and interpersonal skills.
- Eligibility to access export-controlled technology and software under applicable U.S. export control regulations may be required.
Culture & Benefits
- Competitive compensation and benefits.
- Collaborative, transparent, and inclusive work environment.
- Resources and support for professional growth and development.
- Shared collaboration across design, verification, architecture, firmware, and post-silicon functions.
Hiring process
- Interviews evaluate individual experience, thought process, and communication skills in real time.
- Use of AI tools during interviews is prohibited unless explicitly authorized by the interviewer.
- Export license review may be required before employment for applicants who are not U.S. citizens, lawful permanent residents, or protected individuals.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 дня назад
Senior Verification Engineer (ASIC)
153 910 - 217 280CAD
3 дня назад
Design Verification Engineer (AI Hardware)
120 000 - 240 000$
2 дня назад
Design Verification Engineer (Silicon)
141 910 - 200 340$
3 дня назад
Design Verification Engineer (AI Hardware)
150 000 - 275 000$
2 дня назад
Digital Verification (SystemVerilog)
165 830$
2 дня назад
Lead Digital Verification Engineer (IP)
89 600 - 166 400CAD