aiasicsystemveriloguvmfunctional verificationcoverage driven verificationconstrained random verification
Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$156к$187кмедиана$211к
50 в выборке
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
85
Хорошая вакансия
развернуть
Роль четко определена с акцентом на верификацию аппаратного обеспечения AI, а репутация Company hidden предполагает хорошие возможности для роста, но зарплата не указана, что может вызывать беспокойство.
Кликните для подробной информации
Сильная компанияЧеткие обязанностиГибридная модель работыЗарплата не указана
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Senior ASIC Verification Engineer (AI Hardware): Owning verification strategy and execution for complex AI acceleration IPs and subsystems, building environments and driving coverage closure to sign-off with an accent on SystemVerilog/UVM, constrained-random verification, and AI-assisted verification flows. Focus on defining verification methodologies, solving complex functional verification challenges, mentoring engineers, and collaborating across architecture, design, DFT, emulation, and bring-up.
Location: Haifa, Israel; hybrid work model with time split between the assigned hirify.global site and off-site work
Company
hirify.global develops next-generation AI hardware solutions and silicon for emerging AI workloads.
What you will do
Own verification strategy and execution for complex AI acceleration IPs and subsystems.
Build verification environments, define verification plans, and drive coverage closure through sign-off.
Analyze algorithms and microarchitecture under test to ensure rigorous functional verification.
Lead and mentor engineers while shaping verification methodologies and working flows.
Advance the use of AI tools for planning, stimulus and checker development, coverage analysis, and debug.
Collaborate with architects, designers, DFT, emulation, and bring-up teams from block through system level.
Requirements
B.Sc. in Electrical Engineering, Computer Engineering, or an equivalent field.
6+ years of hands-on functional verification experience, including taking complex IPs or subsystems to sign-off.
Deep expertise in SystemVerilog, UVM, constrained-random verification, coverage-driven verification, and verification planning.
Strong intuition for applying AI tools to improve verification workflows.
Technical leadership experience, including owning verification strategy, mentoring engineers, and driving cross-team decisions.
Nice to have
Verification experience with AI/ML accelerators, datapath, or compute-heavy IPs.
Familiarity with the broader development cycle, including design, DFT, and bring-up.
Culture & Benefits
Hybrid work model combining on-site work at the assigned hirify.global site with off-site work.
Startup-like culture with fast execution, short feedback loops, and significant technical influence.
Opportunity to define new verification approaches for emerging AI workloads.
Modern AI assistants and automation integrated across the verification flow.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →