Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$167к$203кмедиана$225к
50 в выборке
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
88
Крутая вакансия
развернуть
Высокоуровневая специализированная роль в разработке AI-чипов с очень четким скоупом и современными требованиями, хотя зарплата не указана.
Кликните для подробной информации
Зарплата не указанаТрендовый доменСовременный стекЧеткий скоуп
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Security Hardware Integration Engineer (AI): Integrating hardware security IP into SoCs and defining security architectures for large-scale data center compute, network, and control infrastructure with an accent on RTL integration, Root of Trust, secure boot, and confidential computing. Focus on threat modeling silicon-to-firmware stacks, mitigating physical and side-channel attacks, and enabling secure key management and tenant isolation at scale.
Location: Hybrid role based in Israel, with on-site work at an assigned Intel site; primary location Haifa, additional location Petah-Tikva.
Company
hirify.global is developing next-generation AI hardware solutions and silicon for emerging AI workloads.
What you will do
Integrate third-party and internal hardware security IP, including Root of Trust, cryptographic engines, HSMs, TRNGs, and key vaults, into SoCs and dies.
Write and own RTL for security units, glue logic, fuse/OTP interfaces, and AXI/AHB/NoC connections.
Manage clock, reset, power domains, and CDC, while running lint, CDC, synthesis-readiness, and integration test-bench checks.
Define platform Root of Trust, secure boot, attestation, and confidential computing architectures across the server fleet.
Threat-model silicon, firmware, BMC, and supply-chain risks, and define mitigations for physical and side-channel attacks.
Collaborate with architecture, design verification, physical design, firmware, and platform teams throughout development.
Requirements
B.Sc., M.Sc., or Ph.D. in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
5+ years of experience in RTL development, SoC design, or hardware security integration.
Proficiency in Verilog/SystemVerilog RTL, SoC IP integration, AXI/AHB/NoC protocols, lint, CDC, synthesis, and design-verification flows.
Expertise in Roots of Trust, Trusted Execution Environments, secure boot and firmware, cryptographic IP, and side-channel mitigations.
Ability to work in the hybrid model with on-site attendance in Israel.
Nice to have
Experience with fuse/OTP provisioning, supply-chain security, or multi-tenant cloud isolation.
Culture & Benefits
Fast-paced and intellectually stimulating hardware-development environment.
Hands-on adoption of AI tools throughout the chip-development flow.
Hybrid work model allowing time to be split between the assigned site and off-site work.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →