Назад
Company hidden
3 дня назад

Lead ASIC Design Verification Engineer

150 800 - 241 200$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior/lead
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Lead ASIC Design Verification Engineer (ASIC/SoC): Driving verification strategy for next-generation silicon with an accent on block-level and system-level verification for complex SoC designs. Focus on defining advanced DV methodologies, building scalable UVM environments, and ensuring architectural integrity on advanced process nodes.

Location: Must be based in Fort Collins, Colorado, USA

Salary: $150,800 – $241,200

Company

hirify.global is a global technology leader that designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions.

What you will do

  • Lead and execute comprehensive verification strategies at both block and system levels.
  • Define, deploy, and enhance advanced ASIC design verification flows and methodologies.
  • Build robust, scalable, object-oriented verification environments and testbenches.
  • Independently debug complex design and verification issues.
  • Partner with cross-functional teams to ensure alignment on coverage, timelines, and architectural goals.

Requirements

  • Must have legal authorization to work in the US.
  • Bachelor’s Degree in Electrical and Electronic Engineering, Computer Science, or a related field.
  • 17+ years of relevant industry experience in ASIC design verification.
  • Deep fluency in RTL verification methodologies, including SystemVerilog.
  • Strong working knowledge of UVM, C/C++, and scripting languages (Perl, Python, or Tcl).
  • Experience working with advanced process node technologies (5nm and below).

Nice to have

  • Experience with hardware design, hardware debugging, and SystemC.
  • Hands-on experience with hardware emulation (e.g., Palladium, Zebu) and FPGA-based prototyping.
  • Broad familiarity with overall chip design methodologies and EDA tools.

Culture & Benefits

  • Competitive base salary with discretionary annual bonus.
  • New hire equity grant and annual equity awards.
  • Comprehensive benefits including medical, dental, and vision plans.
  • 401(k) participation with company matching.
  • Employee Stock Purchase Program (ESPP) and Employee Assistance Program (EAP).
  • Paid holidays, sick leave, and vacation time.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →