обновлено 5 дней назад
Senior Staff Physical Verification CAD Engineer (EDA)
127 630 - 191 200$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Staff Physical Verification CAD Engineer (EDA): Developing and supporting CAD and EDA flows for semiconductor physical verification, SoC integration, and tape-out with an accent on DRC/LVS debugging, tool integration, and design automation. Focus on building run sets and validation procedures, optimizing physical verification methodologies, and resolving complex tool and design-flow issues across foundry and cross-functional engineering teams.
Location: Santa Clara, California, United States
Salary: $127,630–$191,200 per year
Company
develops semiconductor solutions for enterprise, cloud, AI, and carrier data infrastructure.
What you will do
- Develop run sets and automate physical verification flows for semiconductor design and manufacturing.
- Support Calibre and ICV, including DRC and LVS debugging, tape-out activities, and foundry interface work.
- Develop and integrate CAD and EDA tools and methodologies for digital and analog IC design, verification, and physical implementation.
- Define and optimize design flows, design rule decks, layout migration, and SoC integration processes.
- Evaluate, monitor, and improve third-party EDA tools, libraries, IPs, and overall tool performance.
- Collaborate with foundry, design, layout, and software engineering teams while providing technical guidance and training.
Requirements
- Bachelor’s degree with 5–10 years of related experience, or a master’s degree/PhD with 3–5 years of experience; equivalent professional experience may substitute for a degree.
- Experience developing and supporting CAD and EDA tools, preferably in the semiconductor industry.
- Hands-on knowledge of EDA tools and IC design flows, including Cadence, Synopsys, Mentor Graphics, Tcl, Perl, and Python.
- Synopsys ICV is required; Mentor Calibre SVRF/TVF is preferred.
- Understanding of the complete IC design flow from RTL, synthesis, and simulation through place and route, timing analysis, and physical verification.
- Experience leading initiatives, providing technical guidance, mentoring junior engineers, and solving complex design or tool issues.
Culture & Benefits
- Benefits support financial well-being, family support, mental health, physical health, and recognition.
- Employee stock purchase plan with a two-year lookback.
- Family support programs and mental health resources.
- Recognition and service awards for contributions and milestones.
- Access to export-controlled technology may require eligibility under U.S. export control laws and an export license review.
Hiring process
- Interviews assess individual experience, thought process, and communication skills in real time.
- AI tools, transcription apps, automated note-taking bots, and real-time answer generators are not permitted during interviews.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
5 дней назад
EDA Tools Software Engineer (Semiconductor EDA)
149 600 - 284 580$
5 дней назад
Design Technology Tool Enablement Engineer (EDA)
173 660 - 284 580$
3 дня назад
Associate Staff CAD Engineer - Physical Verification
124 600 - 231 400$
2 дня назад
Associate Staff CAD Engineer - Physical Verification (AI)
124 600 - 231 400$
6 дней назад
Physical IC Design Engineer (AI/ML)
143 800 - 230 000$
6 дней назад
Physical Verification Engineer (Semiconductor)
128 880 - 245 160$