обновлено 5 дней назад
Design Technology Tool Enablement Engineer (EDA)
173 660 - 284 580$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Design Technology Tool Enablement Engineer (EDA): Designing, developing, testing, and debugging EDA software tools and automated flows for semiconductor process design and manufacturing with an accent on rule-deck development, physical verification, and process technology enablement. Focus on translating physical design challenges into algorithmic solutions, automating workflows, and validating tool performance across design methodologies.
Location: Hybrid role based at sites in Hillsboro, Oregon; Phoenix, Arizona; or Santa Clara, California, United States
Annual salary: $173,660–$284,580 USD
Company
Foundry develops semiconductor process and packaging technologies, manufacturing capabilities, and supply-chain solutions for customers worldwide.
What you will do
- Design, develop, test, and debug EDA software tools and methodologies for semiconductor process design and manufacturing.
- Define technology specifications with process developers, design rule owners, end users, and external EDA vendors.
- Automate workflows to improve efficiency, accuracy, and deployment across design teams.
- Build and execute test cases to validate tool functionality and integration with design methodologies.
- Assess performance contributors and isolate issues affecting technology enablement.
- Analyze complex problems and translate physical design challenges into software-driven solutions.
Requirements
- Master’s degree in Electrical Engineering, Computer Engineering, or a related STEM field with 8+ years of experience, or a Ph.D. in a related field with 5+ years of experience.
- 3+ years of scripting experience with Python, Tcl, or Perl for automation or testing on Unix/Linux platforms.
- 3+ years of experience with EDA tools such as Calibre, ICV, or Pegasus, including rule-deck development using SVRF/TVF, PXL, or PVL.
- 5+ years of experience in semiconductor device physics or process technology, design rules, or algorithmic solutions for physical design challenges.
- Strong analytical, problem-solving, communication, organization, and cross-functional collaboration skills.
Nice to have
- Familiarity with DRC, LVS, and density/fill physical verification modules.
- Experience with Cadence Virtuoso or Synopsys Custom Designer.
- Leadership in process improvement or innovation initiatives.
Culture & Benefits
- Hybrid work model combining on-site work at an assigned site with off-site work.
- Competitive pay with stock bonuses.
- Health, retirement, and vacation benefits.
- Work in a dynamic, cross-functional, and sometimes ambiguous environment.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
6 дней назад
Physical IC Design Engineer (AI/ML)
143 800 - 230 000$
5 дней назад
Senior Staff Physical Verification CAD Engineer (EDA)
127 630 - 191 200$
5 дней назад
Senior Staff Physical Verification CAD Engineer (Semiconductor)
127 630 - 191 200$
4 дня назад
Senior Staff Physical Verification CAD Engineer (Semiconductor)
129 100 - 191 030$
4 дня назад
ASIC Physical Design Engineer
148 900 - 276 500$
5 дней назад
Senior Staff CAD Engineer (Semiconductor)
129 100 - 191 030$