Назад
Company hidden
3 дня назад

Senior Physical Design Engineer (CPU)

141 910 - 269 100$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Physical Design Engineer (CPU): Implementing high-performance CPU core blocks from RTL to GDS with an accent on PPA convergence, timing closure, and physical verification. Focus on driving synthesis, floorplanning, and place-and-route for next-generation silicon solutions.

Location: On-site presence required in Hillsboro, Oregon, US

Salary: $141,910 - $269,100 USD

Company

hirify.global is a global leader in semiconductor innovation, developing processors and platforms that power client, server, IoT, and AI systems worldwide.

What you will do

  • Own the physical design and implementation of CPU core blocks or subsystems.
  • Execute synthesis, floorplanning, place and route, and design closure processes.
  • Perform static timing analysis (STA), power analysis, and physical verification.
  • Drive the convergence of timing, power, and area (PPA) metrics.
  • Develop and optimize design flows and automation scripts.
  • Collaborate cross-functionally with RTL design, verification, and full-chip teams.

Requirements

  • Bachelor's in Computer/Electrical Engineering (7+ years exp) or Master's (4+ years exp).
  • Experience with IC design tools (Synopsys/Cadence), logic synthesis, and P&R.
  • Proficiency in PV convergence, including static timing and power analysis.
  • Experience with physical design verification (formal equivalence, DRC/LVS, Noise, and EM checks).
  • Scripting proficiency in TCL and at least one other language (e.g., Python, Perl, or Ruby).
  • Must be based in or able to work on-site in Hillsboro, Oregon.

Nice to have

  • Industry experience with CPU Micro-Architecture.
  • Expertise in floor-planning, routing techniques, and clock distribution.
  • Experience with Synopsys tool suite (Fusion compiler, ICC2, PrimeTime) or Cadence (Genus/Innovus).

Culture & Benefits

  • Opportunity to work on cutting-edge CPU designs at advanced semiconductor process nodes.
  • Professional growth through challenging problems and modern toolsets.
  • Competitive total compensation package including stock bonuses.
  • Comprehensive health, retirement, and vacation programs for employees and their families.
  • Inclusive culture that values collaboration and diverse perspectives.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →