Назад
Company hidden
2 часа назад

Digital Design Engineer (ASIC)

97 700 - 144 410$
Формат работы
onsite
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Digital Design Engineer (ASIC): Design, verification, and implementation of high-performance physical layer, high-speed wired data communication networks with an accent on RTL hardware implementation and DSP ASIC products. Focus on developing ASIC specifications, micro-architecture, and optimizing datapath DSP circuits.

Location: Irvine, CA. Must be eligible to access export-controlled information under U.S. export control laws (EAR).

Salary: $97,700 - $144,410 per annum

Company

hirify.global provides semiconductor solutions that serve as essential building blocks for data infrastructure across enterprise, cloud, AI, and carrier architectures.

What you will do

  • Design, verify, and implement ASICs for high-performance physical layer wired data communication networks.
  • Develop ASIC specifications, architecture, and micro-architecture for complex SOC solutions.
  • Perform development and simulation of RTL hardware implementations using Verilog and System Verilog.
  • Document and execute comprehensive verification plans.
  • Analyze and improve design functionality through Lint, CDC, and Power analysis.
  • Collaborate with a global team through design reviews and effective communication.

Requirements

  • 1-3+ years of experience developing and testing high-performance communications and DSP ASIC products.
  • Experience mapping communications algorithms to hardware and understanding system design tradeoffs.
  • Strong knowledge of signal processing circuit structure and high-performance datapath DSP circuit design.
  • Extensive RTL experience, including design, verification, and synthesis.
  • Proficiency with UNIX-based EDA tools and in-depth knowledge of ASIC design flows.
  • Must be eligible to access export-controlled information as defined under applicable U.S. law.

Nice to have

  • Experience in bit-exact MATLAB and C/C++ based system simulation and evaluation.
  • Familiarity with DSP and PHY layer communication protocols of 802.3.

Culture & Benefits

  • Comprehensive benefits focusing on financial well-being, family support, and mental/physical health.
  • Employee stock purchase plan with a 2-year look back.
  • Family support programs and robust mental health resources.
  • Recognition and service awards to celebrate professional milestones.

Hiring process

  • Interviews focusing on individual experience, thought process, and communication skills.
  • Strict prohibition of AI tools (e.g., ChatGPT, Copilot) during the interview process.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →