2 дня назад
ASIC DFT Engineer
121 900 - 195 000$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
ASIC DFT Engineer (ASIC/DFT): Leading DFT programs from specification through implementation and verification for SoC designs with an accent on ATPG, BIST, and post-silicon debug. Focus on optimizing test metrics, improving silicon yield in 3nm processes, and automating test vector generation flows.
Location: Onsite in San Jose, CA or Fort Collins, CO
Salary: $121,900 - $195,000
Company
is a global leader in semiconductor and infrastructure software solutions.
What you will do
- Define and implement DFT specifications for ASICs, including Scan, MBIST, TAP, and LBIST.
- Lead ATPG and chip-level verification, including rapid bring-up at ATE and RMA support.
- Collaborate with STA and DI engineers to ensure design closure for test.
- Generate, verify, and debug test vectors before tape-out and during silicon bring-up.
- Perform silicon failure analysis and diagnostics to drive yield improvement.
- Automate DFT and test vector generation flows for 3nm and beyond.
Requirements
- Must be based in or able to work from San Jose, CA or Fort Collins, CO.
- Bachelors in Electrical/Electronic/Computer Engineering with 8+ years of experience, or Masters with 6+ years.
- Strong background in Scan insertion, compression, and ATPG (DFT Compiler, TetraMax, etc.).
- Experience with Memory BIST, Boundary scan (IEEE1149.1/6), and IJTAG (IEE1687).
- Proficiency in Verilog coding and scripting using TCL, Perl, Ruby, Python, or C++.
- Solid knowledge of analog/digital circuit design and device physics fundamentals.
Nice to have
- Experience working on ATE.
- Experience with Serdes, DDR, PCIE, ENET, or CXL IOBIST verification and silicon debug.
- Experience working on Tessent SSN.
Culture & Benefits
- Competitive annual base salary with a discretionary annual bonus.
- New hire equity grants and annual equity awards.
- Comprehensive medical, dental, and vision plans.
- 401(K) participation with company matching and Employee Stock Purchase Program (ESPP).
- Paid sick leave, vacation time, and company paid holidays.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
1 день назад
Principal Engineer - Design For Test (DFT)
160 400 - 237 320$
7 дней назад
ATE Test Engineering Architect (Semiconductor)
178 500 - 331 500$
2 дня назад
Product Development Engineer - Scan Diagnostics (Semiconductors)
141 910 - 269 100$
4 дня назад
Advanced ASIC Physical Design Lead
192 300 - 307 600$
7 дней назад
Principal DFT Engineer (Automotive)
5 дней назад
Senior Staff RTL Design Engineer (SoC)
135 900 - 201 130$