обновлено 21 час назад
Principal Advanced Packaging Design Engineer
168 400 - 249 310$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Principal Advanced Packaging Design Engineer (Advanced Packaging): Leading small project teams to design and develop high-performance semiconductor packages for HPC, AI, and networking solutions with an accent on substrate design, signal integrity, power integrity, and manufacturability. Focus on developing 2.5D and 3D package architectures, optimizing HBM and high-speed interconnect designs, and coordinating cross-functional stakeholders and package suppliers.
Location: Burlington, VT, United States
Salary: $168,400–$249,310 per year
Company
develops semiconductor solutions for enterprise, cloud and AI, carrier, networking, and high-performance computing infrastructure.
What you will do
- Lead small project teams of design and simulation engineers delivering advanced packaging solutions.
- Develop package architectures for high-performance computing, AI, and networking products.
- Evaluate package technologies and work with suppliers to ensure manufacturability, reliability, performance, and cost compliance.
- Design and optimize substrates, boards, breakout structures, placement and routing, signal shielding, reference planes, power distribution, and pinouts.
- Collaborate with chip design, electrical simulation, internal stakeholders, external customers, and cross-functional teams.
- Contribute to tool, process, flow, and library development and interpret signal and power integrity simulations.
Requirements
- Bachelor’s degree in electrical engineering or a related field with 15+ years of related experience, master’s degree with 12+ years, or PhD with 8+ years.
- Extensive experience in substrate and/or board design for advanced package technologies.
- Proven ability to lead complex package architecture development projects involving internal and external stakeholders.
- Mastery of Cadence 3DIC, ISP, APD, and SiP tools and workflows.
- Experience with HBM, DDR, SerDes, D2D, D2H, ADC, DAC, PCIe, Ethernet, and related high-speed interfaces.
- Ability to work with stakeholders across multiple time zones and communicate technical decisions clearly.
Nice to have
- Experience with Cadence Sigrity, Clarity, Innovus, Virtuoso, Ansys, AutoCAD, and SolidWorks.
- Familiarity with signal and power integrity simulations.
- Experience with advanced 2.5D/3D packaging technologies such as CoWoS, EMIB, CPO, and CPC.
Culture & Benefits
- Employee stock purchase plan with a two-year lookback.
- Family support programs for work-life balance.
- Mental and physical health resources.
- Recognition and service awards.
- Employment benefits supporting employees from onboarding through retirement.
Hiring process
- Interviews evaluate individual experience, thought process, and communication skills.
- AI tools, transcription apps, answer generators, and automated note-taking bots are not permitted during interviews.
- Access to export-controlled technology may require an export license review before employment.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 дня назад
Packaging Architect (Photonics)
218 000 - 317 000$
1 день назад
Principal Engineer Signal Integrity Power Integrity
153 000 - 296 000$
2 дня назад
Package Layout Engineer (Advanced Packaging)
157 000 - 176 000$
2 дня назад
Chief Packaging Engineer (Quantum Computing)
208 000 - 260 000$
19 часов назад
Sr Principal Engineer (SI/PI)
154 000 - 286 000$
1 день назад
Packaging Design Integration Engineer (2026 New College Graduate) (Silicon Photonics)
85 000 - 146 000$