обновлено 4 дня назад
Sr Staff SoC Verification Engineer
135 900 - 201 130$
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Sr Staff SoC Verification Engineer (UVM/SystemVerilog): Building functional verification environments, test plans, coverage-driven tests, and scalable software tools for advanced AI, XPU, and XPU-Attach multi-core SoCs with an accent on reference models, bus-functional monitors and drivers, and boot-code verification. Focus on architecting parallel compute verification tools, debugging failures with designers, and achieving coverage and regression-testing goals.
Location: San Diego, California, United States
Salary: $135,900–$201,130 per year
Company
develops semiconductor solutions for enterprise, cloud, AI, carrier, and custom compute infrastructure.
What you will do
- Contribute to functional verification environments, including reference models, bus-functional monitors, drivers, and related methodology.
- Write verification test plans using random testing and coverage analysis in collaboration with designers.
- Develop tests, tune verification environments, debug failures, and resolve issues with design teams.
- Verify boot code and architect, develop, and maintain tools for advanced multi-core SoCs.
- Translate engineering requirements into scalable, easy-to-use software tools for highly parallel compute environments.
- Perform unit and regression testing of software tools.
Requirements
- Bachelor’s degree in Computer Engineering, Electrical Engineering, or Computer Science with 5–10+ years of verification, firmware, and software development experience; or a master’s/PhD with 3–5+ years of experience.
- Strong SoC verification and testbench development experience using UVM, SystemVerilog, C/C++, and DPI.
- Knowledge of object-oriented programming, white-box and black-box testing, directed and random testing, coverage, gate-level simulation, and data structures.
- Ability to define and analyze problems, evaluate datasets, establish facts, and draw valid conclusions.
- Effective interpersonal, teamwork, problem-solving, and quality-improvement skills.
- Eligibility to access export-controlled technology and software is required; some applicants may be subject to a U.S. export license review.
Culture & Benefits
- Opportunity to help establish ’s San Diego design verification organization and shape its technical direction.
- Employee stock purchase plan with a two-year lookback.
- Family support programs for work-life balance.
- Mental and physical health resources.
- Recognition and service awards.
Hiring process
- Interviews evaluate individual experience, thought process, and communication skills in real time.
- AI tools, transcription apps, automated answer generators, and note-taking bots are prohibited during interviews.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
4 дня назад
Sr. Manager, SOC Verification
91 000 - 247 000$
1 день назад
Senior SoC Design Verification Engineer
164 470 - 269 100$
4 дня назад
Senior SoC Verification/Validation Engineer (AI Connectivity)
165 000 - 195 000$
2 часа назад
Sr Principal Verification Engineer
4 дня назад
Sr Engineer I - Validation (Systems)
70 304 - 205 000$
3 дня назад
Senior Design Verification Engineer (SystemVerilog/UVM)
164 470 - 311 890$