Назад
Company hidden
3 часа назад

Principal Engineer, Analog Layout (Analog)

195 000 - 215 000$
Формат работы
hybrid
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal Engineer, Analog Layout (Analog/Semiconductors): Designing high-performance analog and mixed-signal macros for SERDES in deep nanometer Fin-FET technologies with an accent on block-level floor-planning and physical verification. Focus on optimizing for performance, area, and power while ensuring signal integrity and low-noise design.

Location: Reports to Santa Clara, CA. May telecommute.

Salary: $195,000 - $215,000 per year

Company

hirify.global provides semiconductor solutions that serve as essential building blocks for data infrastructure across enterprise, cloud, AI, and carrier architectures.

What you will do

  • Execute layout design for advanced SERDES and other analog/mixed-signal macros in deep nanometer-level Fin-FET technologies.
  • Implement block-level floor-planning, power distribution networks, and clock and signal routing.
  • Perform physical verification using DRC, LVS, and other Cadence tools to ensure first-pass silicon success.
  • Collaborate with circuit design teams to optimize layout for performance, area, and power.
  • Apply advanced layout techniques for signal integrity, device matching, and low-noise design.
  • Lead and mentor junior layout designers, providing technical guidance and reviews for complex floorplans.

Requirements

  • Bachelor's degree in Electronic Engineering, Electrical Engineering, or a related field.
  • 10+ years of hands-on experience with layout design (RX, TX, PLL, ADC, DAC, or Inductors).
  • 5+ years of experience leading physical layout of high-speed SERDES circuits in FinFET technologies (7nm and below).
  • 4+ years of experience with Scripting and 7+ years executing parasitic extraction (PEX).
  • 10+ years of experience in integrated chip manufacturing.
  • Must be eligible to access export-controlled information under U.S. export control laws (EAR).

Culture & Benefits

  • Competitive compensation and comprehensive benefit packages.
  • Collaborative, transparent, and inclusive work environment.
  • Provision of tools and resources for professional growth and development.
  • Flexible workstyle with telecommuting options available.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →