1 день назад
Senior Principal Design Engineer (ASIC)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Senior Principal Design Engineer (ASIC/EDA): Supporting the adoption of products to help chip designer customers achieve superior PPA goals with an accent on Synthesis, Place and Route, and STA. Focus on RTL-to-GDSII delivery, competitive benchmarking of complex blocks like CPUs and GPUs, and developing advanced design methodologies.
Location: Austin or San Jose, USA
Company
is a leading provider of electronic design automation (EDA) software, hardware, and IP.
What you will do
- Support customers in achieving superior PPA goals using Synthesis (logical and physical), Place and Route, and STA/SDC skills.
- Manage block and top-level implementation and signoff efforts for RTL to GDSII delivery projects.
- Perform competitive benchmarking on complex blocks, including CPUs, GPUs, and DSP cores, across multiple technology nodes.
- Lead strategic customer evaluations and benchmarks to establish technology differentiation and competitive advantages.
- Drive best practices and lessons learned from customer interactions back into product development and field engineering.
- Conduct technical presentations and product demonstrations for customers to assess the application of company products.
Requirements
- BS degree and 7+ years of professional experience.
- Deep expertise in or Synopsys place and route tools (Physical Synthesis, PnR, CTS, Static Timing Analysis).
- Strong ASIC design experience using Verilog.
- Experience supporting RTL-to-GDS implementation flows using the Encounter Digital Implementation Platform.
- Knowledge of low power and multi-voltage design techniques for wireless and mobile customers.
- Proficiency in TCL and Perl scripting for creating design automation solutions.
Culture & Benefits
- Opportunity to work on cutting-edge technology and high-complexity blocks (CPUs, GPUs, DSPs).
- Environment focused on developing leaders and innovators who make a global technological impact.
- Exposure to full-flow implementation training and advanced methodology development.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
2 часа назад
Physical Design Senior Staff Engineer (ASIC)
138 000 - 168 000$
10 часов назад
Senior Physical Design Engineer (ASIC)
17 часов назад
Physical Design Engineer (SoC)
8 часов назад
Senior Staff Design Engineer (PCIE/CXL)
134 390 - 201 300$
6 часов назад
Senior DFT Engineer (Hardware)
6 дней назад
R&D Engineer IC Design (Semiconductors)
108 000 - 172 800$