Назад
Company hidden
4 часа назад

Associate Staff/Staff Implementation Design Engineer (ASIC)

Формат работы
hybrid
Тип работы
fulltime
Грейд
lead
Английский
b2
Страна
Singapore
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Associate Staff/Staff Implementation Design Engineer (ASIC Physical Design): Leading and performing BE implementation flow including synthesis and timing sign-off for high-performance SoCs with an accent on constraints development, PPA optimization, and low-power implementation methodologies. Focus on executing the end-to-end physical design flow from RTL handoff to GDSII and ensuring timing closure across various operating modes.

Location: Singapore (Hybrid)

Company

hirify.global is a leading innovator in low-power wireless connectivity, specializing in highly integrated SoCs for smart home, industrial IoT, and smart cities markets.

What you will do

  • Lead and execute the end-to-end physical design flow from RTL handoff to GDSII for complex SoCs and IP blocks.
  • Develop, manage, and validate timing constraints and own STA execution for digital blocks and top-level designs.
  • Implement timing ECOs and perform checks for CDC, false paths, and multicycle paths.
  • Optimize power, performance, and area (PPA) metrics for assigned designs.
  • Collaborate with RTL, DFT, and verification teams to ensure seamless integration.
  • Mentor and guide junior engineers to foster technical growth and design excellence.

Requirements

  • Bachelor’s or Master’s degree in ECE, EEE, VLSI, or related field.
  • 9-10 years of experience in ASIC physical design.
  • Hands-on expertise in EDA tools: Cadence (Genus, Innovus, Tempus, LEC, CLP) or Synopsys (ICC2, Fusion Compiler, PrimeTime).
  • Strong background in synthesis, constraints, margins, and timing analysis/fixing.
  • Knowledge of low-power design techniques (UPF/CPF, power gating, DVFS).
  • Solid understanding of architecture-to-GDSII flows and sign-off requirements.

Nice to have

  • Experience with chip-level integration and hierarchical design methodologies.
  • Familiarity with DFT, Floor planning, PnR, and physical verification/IR analysis.
  • Automation expertise using Perl, Tcl, Tk, or Python.
  • Experience leading small teams of 4-10 members.

Culture & Benefits

  • Medical and dental insurance coverage including spouse and children.
  • Bi-yearly health screenings and flu vaccinations.
  • Convenient office location above Tai Seng MRT station.
  • Commitment to work-life balance within a high-impact, tight-knit engineering team.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →