Назад
Company hidden
3 дня назад

Senior Staff Design Verification Engineer (Memory Sub-System)

134 390 - 201 300$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Staff Design Verification Engineer (Memory Sub-System): Designing and executing verification plans for high-speed memory interfaces (DDR, LPDDR, HBM) with an accent on UVM/SystemVerilog environments. Focus on protocol-level verification, coverage closure, and ensuring first-pass-right silicon for hyperscale cloud and AI chips.

Location: Santa Clara, CA

Salary: $134,390 - $201,300 per annum

Company

hirify.global provides essential semiconductor building blocks for data infrastructure across enterprise, cloud, and AI architectures.

What you will do

  • Develop and execute verification plans for high-speed memory interfaces including DDR4/DDR5, LPDDR4/LPDDR5, and HBM2/HBM3.
  • Build and enhance verification environments based on UVM and System Verilog.
  • Develop test benches, sequences, and checkers for functional and performance validation.
  • Perform protocol-level verification for memory controllers and PHY interfaces.
  • Analyze and debug simulation failures to identify root causes and drive resolution.
  • Collaborate with design, architecture, and firmware teams to ensure coverage closure and specification compliance.

Requirements

  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field.
  • 5-10 years of experience in ASIC/SoC verification.
  • Strong knowledge of DDR, LPDDR, or HBM protocols and architecture.
  • Expertise in System Verilog and UVM methodology.
  • Experience with debugging complex verification issues and using industry-standard simulation tools.
  • Must be eligible to access export-controlled information under U.S. export control laws (EAR).

Nice to have

  • Knowledge of JEDEC standards for DDR/LPDDR/HBM.
  • Experience with assertion-based verification (SVA).
  • Exposure to performance modeling and traffic generation.
  • Experience with emulation platforms such as Palladium or Veloce.
  • Scripting skills in Python, Perl, or Shell.

Culture & Benefits

  • Employee stock purchase plan with a 2-year look back.
  • Comprehensive family support programs to balance work and home life.
  • Robust mental and physical health resources.
  • Recognition and service awards for contributions and milestones.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →