Назад
Company hidden
2 дня назад

Emulation Design Engineer

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
China
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Emulation Design Engineer (Palladium/Protium): Developing and integrating high-speed interface SerDes and chip-to-chip link subsystems in emulation platforms with an accent on parallel/serial models for analog mixed-signal PHYs. Focus on optimizing multi-clock domain synchronization, area, performance, and accuracy vs. runtime trade-offs while building end-to-end verification flows.

Shanghai

Company

EDA leader providing tools for chip design verification and emulation platforms like Palladium and Protium.

What you will do

  • Lead design and deployment of emulation PHY logic and models for Palladium and Protium platforms.
  • Optimize designs for multi-clock domain synchronization, area, and performance with accuracy vs. runtime trade-offs.
  • Develop and maintain end-to-end verification environments including system-level models, test case generation, and interface circuit performance analysis.
  • Contribute to system prototyping for early bring-up and validation of full-system designs.
  • Collaborate with cross-functional teams for seamless integration from simulation to emulation.
  • Drive innovation in emulatable IP solutions and verification methodologies.

Requirements

  • Bachelor’s or Master’s in Electrical Engineering, Computer Engineering, or related field.
  • 5-16 years of experience; multiple positions available.
  • Strong experience with system-level design and protocols: PCIe, UCIe, Ethernet, UALink, DDR, USB, SPI, JTAG, AMBA.
  • Proficiency in SystemVerilog for RTL design, C and Python for modeling/scripting/automation.
  • Experience converting analog mixed-signal designs to emulation-compatible models with functional/bit accuracy.
  • Hands-on with emulation platforms: Palladium, Protium, Zebu, HAPS, Veloci, FPGA; verification flows and debug/test development.

Nice to have

  • Experience building emulatable AVIP solutions.
  • Familiarity with end-to-end verification from simulation through emulation.
  • System prototyping and bring-up experience.
  • Strong analytical, problem-solving, communication, and leadership skills.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →