Назад
Company hidden
8 часов назад

Mixed Signal Systems and Verification Engineer II (Electrical Engineering)

73 500 - 136 500CAD
Тип работы
fulltime
Грейд
junior
Английский
b2
Страна
Canada
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Mixed Signal Systems and Verification Engineer II (SystemVerilog): Verifying complex digital and mixed-signal designs to ensure high-quality silicon delivery with an accent on behavioral modeling and functional verification. Focus on developing RNM models, integrating analog models with RTL, and debugging across analog and digital domains.

Location: Toronto, Canada

Salary: $73,500 - $136,500 CAD

Company

Global leader in electronic design automation (EDA) and intelligent system design tools.

What you will do

  • Develop simulation-efficient analog and mixed-signal behavioral models (RNM) using SystemVerilog.
  • Verify that behavioral models accurately represent analog schematics and design intent.
  • Integrate analog behavioral models with RTL environments.
  • Verify analog and mixed-signal functionality using SystemVerilog testbenches, test scenarios, and Analog Assertion-Based Verification.
  • Support verification of IP blocks such as filters, ADC/DAC, VCO, A/DPLL, SerDes, and LNA.
  • Debug verification failures and maintain infrastructure including testbenches and scripts.

Requirements

  • 0–2+ years of experience in digital, analog, or mixed-signal design and verification.
  • Bachelor’s degree in Electrical Engineering or related field (MSEE or PhD preferred).
  • Strong understanding of SystemVerilog and mixed-signal verification concepts.
  • Experience or coursework in real-number modeling (RNM), including wreal, UDN/UDT/UDR, or Verilog-AMS.
  • Basic understanding of analog and mixed-signal blocks (ADC, DAC, PLL, SerDes, RF).
  • Familiarity with hirify.global Virtuoso Schematic Composer and ADE.

Nice to have

  • Experience with SystemVerilog UVM methodologies.
  • Scripting skills in Python or Perl for design automation flows.
  • Experience with FPGA prototyping and hardware acceleration (Palladium or Protium).
  • Familiarity with industry standards like PCIe, USB, or DDR.
  • Knowledge of low-power architectures and revision control systems (SOS, SVN, GIT).

Culture & Benefits

  • Recognized as a Fortune 100 Best Company to Work For.
  • Financial benefits including RRSP, TFSA, and Employee Stock Purchase Plan.
  • Comprehensive health coverage: dental, vision, and Emotional Wellbeing Support (EAP).
  • Paid vacation, holidays, and a funded Lifestyle Spending Account (LSA).
  • Global Travel Medical coverage and Business Travel Accident Insurance.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →